Files
rocm-systems/src/amd_smi/amd_smi_socket.cc
T

94 строки
3.3 KiB
C++
Исходник Обычный вид История

2022-06-03 09:11:21 -04:00
/*
* =============================================================================
* The University of Illinois/NCSA
* Open Source License (NCSA)
*
2023-11-05 01:24:54 -06:00
* Copyright (c) 2023, Advanced Micro Devices, Inc.
2022-06-03 09:11:21 -04:00
* All rights reserved.
*
* Developed by:
*
* AMD Research and AMD ROC Software Development
*
* Advanced Micro Devices, Inc.
*
* www.amd.com
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to
* deal with the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* - Redistributions of source code must retain the above copyright notice,
* this list of conditions and the following disclaimers.
* - Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimers in
* the documentation and/or other materials provided with the distribution.
* - Neither the names of <Name of Development Group, Name of Institution>,
* nor the names of its contributors may be used to endorse or promote
* products derived from this Software without specific prior written
* permission.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE CONTRIBUTORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS WITH THE SOFTWARE.
*
*/
#include <functional>
2022-09-20 14:57:30 -04:00
#include "amd_smi/impl/amd_smi_socket.h"
2022-06-03 09:11:21 -04:00
namespace amd {
namespace smi {
AMDSmiSocket::~AMDSmiSocket() {
for (uint32_t i = 0; i < processors_.size(); i++) {
delete processors_[i];
2022-06-03 09:11:21 -04:00
}
processors_.clear();
2023-12-07 06:46:48 -08:00
for (uint32_t i = 0; i < cpu_processors_.size(); i++) {
delete cpu_processors_[i];
}
cpu_processors_.clear();
for (uint32_t i = 0; i < cpu_core_processors_.size(); i++) {
delete cpu_core_processors_[i];
}
cpu_core_processors_.clear();
2022-06-03 09:11:21 -04:00
}
amdsmi_status_t AMDSmiSocket::get_processor_count(uint32_t* processor_count) const {
*processor_count = static_cast<uint32_t>(processors_.size());
return AMDSMI_STATUS_SUCCESS;
}
2023-12-07 06:46:48 -08:00
amdsmi_status_t AMDSmiSocket::get_processor_count(processor_type_t type, uint32_t* processor_count) const {
amdsmi_status_t ret = AMDSMI_STATUS_SUCCESS;
switch (type) {
case AMD_GPU:
*processor_count = static_cast<uint32_t>(processors_.size());
break;
case AMD_CPU:
*processor_count = static_cast<uint32_t>(cpu_processors_.size());
break;
case AMD_CPU_CORE:
*processor_count = static_cast<uint32_t>(cpu_core_processors_.size());
break;
default:
*processor_count = 0;
ret = AMDSMI_STATUS_INVAL;
break;
}
return ret;
}
2022-06-03 09:11:21 -04:00
} // namespace smi
} // namespace amd