Files
rocm-systems/src/device/reduce.h
T

97 lines
3.9 KiB
C++
Raw Normal View History

2018-09-24 16:06:59 -07:00
/*************************************************************************
2022-01-07 06:39:55 -08:00
* Copyright (c) 2015-2022, NVIDIA CORPORATION. All rights reserved.
* Modifications Copyright (c) 2019-2022 Advanced Micro Devices, Inc. All rights reserved.
2018-09-24 16:06:59 -07:00
*
* See LICENSE.txt for license information
************************************************************************/
2023-09-26 05:47:28 -07:00
#include "device.h"
2018-09-24 16:06:59 -07:00
#include "collectives.h"
2021-07-08 14:12:04 -07:00
#include "primitives.h"
2018-09-24 16:06:59 -07:00
2021-07-08 14:12:04 -07:00
namespace {
template<typename T, typename RedOp, typename Proto>
2023-12-02 18:49:52 -07:00
#if defined(USE_INDIRECT_FUNCTION_CALL) && !defined(__gfx940__) && !defined(__gfx941__) && !defined(__gfx942__)
__device__ void runRing(ncclWorkElem *args) {
#else
2022-01-11 16:51:06 -08:00
__device__ __attribute__((noinline)) void runRing(ncclWorkElem *args) {
#endif
2021-07-08 14:12:04 -07:00
const int tid = threadIdx.x;
2022-05-24 02:02:31 -07:00
const int nthreads = args->nWarps*WARP_SIZE;
2022-01-07 06:39:55 -08:00
const int bid = args->bid;
const int nChannels = args->nChannels;
2022-09-20 09:00:20 -07:00
ncclRing *ring = &ncclShmem.channel.ring;
2021-07-08 14:12:04 -07:00
const ssize_t chunkSize = int(Proto::calcBytePerStep()/sizeof(T) * (Proto::Id == NCCL_PROTO_SIMPLE ? REDUCE_CHUNKSTEPS : 1));
const ssize_t minChunkSizeLL128 = int(nthreads*(Proto::calcBytePerGrain()/sizeof(T)));
2022-09-20 09:00:20 -07:00
const int nranks = ncclShmem.comm.nRanks;
2021-07-08 14:12:04 -07:00
const ssize_t loopSize = nChannels*chunkSize;
2022-01-07 06:39:55 -08:00
const ssize_t size = args->count;
2022-09-20 09:00:20 -07:00
const int rank = ncclShmem.comm.rank;
2022-05-24 02:02:31 -07:00
const int prevRank = ring->userRanks[nranks-1];
2022-01-07 06:39:55 -08:00
const int root = args->root;
2021-07-08 14:12:04 -07:00
2022-01-07 06:39:55 -08:00
Primitives<T, RedOp, FanSymmetric<1>, 0, Proto, 0>
prims(tid, nthreads, &ring->prev, &ring->next, args->sendbuff, args->recvbuff, args->redOpArg, 0, args->connIndex, args->connIndex);
2021-07-08 14:12:04 -07:00
auto calcChunkSize = [&]__device__(ssize_t gridOffset)->int {
int realChunkSize;
if (Proto::Id == NCCL_PROTO_SIMPLE) {
realChunkSize = min(chunkSize, divUp(size-gridOffset, nChannels));
realChunkSize = roundUp(realChunkSize, nthreads*sizeof(uint64_t)/sizeof(T));
2021-07-08 14:12:04 -07:00
}
else if (Proto::Id == NCCL_PROTO_LL)
2022-01-07 06:39:55 -08:00
realChunkSize = size-gridOffset < loopSize ? args->lastChunkSize : chunkSize;
2021-07-08 14:12:04 -07:00
else if (Proto::Id == NCCL_PROTO_LL128)
realChunkSize = min(divUp(size-gridOffset, nChannels*minChunkSizeLL128)*minChunkSizeLL128, chunkSize);
return realChunkSize;
};
if (prevRank == root) {
2020-09-04 14:35:05 -07:00
for (ssize_t gridOffset = 0; gridOffset < size; gridOffset += loopSize) {
2021-07-08 14:12:04 -07:00
int realChunkSize = calcChunkSize(gridOffset);
2020-09-04 14:35:05 -07:00
ssize_t offset = gridOffset + bid*realChunkSize;
int nelem = min(realChunkSize, size-offset);
2021-07-08 14:12:04 -07:00
prims.send(offset, nelem);
2020-09-04 14:35:05 -07:00
}
2018-09-24 16:06:59 -07:00
}
2021-07-08 14:12:04 -07:00
else if (rank == root) {
2020-09-04 14:35:05 -07:00
for (ssize_t gridOffset = 0; gridOffset < size; gridOffset += loopSize) {
2021-07-08 14:12:04 -07:00
int realChunkSize = calcChunkSize(gridOffset);
ssize_t offset = gridOffset + bid*realChunkSize;
int nelem = min(realChunkSize, size-offset);
prims.recvReduceCopy(offset, offset, nelem, /*postOp=*/true);
2020-09-04 14:35:05 -07:00
}
2018-09-24 16:06:59 -07:00
}
2021-07-08 14:12:04 -07:00
else {
2020-09-04 14:35:05 -07:00
for (ssize_t gridOffset = 0; gridOffset < size; gridOffset += loopSize) {
2021-07-08 14:12:04 -07:00
int realChunkSize = calcChunkSize(gridOffset);
ssize_t offset = gridOffset + bid*realChunkSize;
int nelem = min(realChunkSize, size-offset);
prims.recvReduceSend(offset, nelem);
2020-09-04 14:35:05 -07:00
}
2019-11-19 14:57:39 -08:00
}
2021-07-08 14:12:04 -07:00
}
}
template<typename T, typename RedOp>
struct RunWorkElement<ncclFuncReduce, T, RedOp, NCCL_ALGO_RING, NCCL_PROTO_SIMPLE> {
2022-09-20 09:00:20 -07:00
__device__ __forceinline__ void run(ncclWorkElem *args) {
2021-07-08 14:12:04 -07:00
using Proto = ProtoSimple<REDUCE_CHUNKSTEPS/REDUCE_SLICESTEPS, REDUCE_SLICESTEPS>;
runRing<T, RedOp, Proto>(args);
}
2020-09-04 14:35:05 -07:00
};
2021-07-08 14:12:04 -07:00
template<typename T, typename RedOp>
struct RunWorkElement<ncclFuncReduce, T, RedOp, NCCL_ALGO_RING, NCCL_PROTO_LL> {
2022-09-20 09:00:20 -07:00
__device__ __forceinline__ void run(ncclWorkElem *args) {
2021-07-08 14:12:04 -07:00
runRing<T, RedOp, ProtoLL>(args);
}
2020-09-04 14:35:05 -07:00
};
2021-07-08 14:12:04 -07:00
template<typename T, typename RedOp>
struct RunWorkElement<ncclFuncReduce, T, RedOp, NCCL_ALGO_RING, NCCL_PROTO_LL128> {
2022-09-20 09:00:20 -07:00
__device__ __forceinline__ void run(ncclWorkElem *args) {
2021-07-08 14:12:04 -07:00
runRing<T, RedOp, ProtoLL128>(args);
}
2020-09-04 14:35:05 -07:00
};