2018-09-24 16:06:59 -07:00
|
|
|
/*************************************************************************
|
2021-04-12 16:00:11 -07:00
|
|
|
* Copyright (c) 2016-2021, NVIDIA CORPORATION. All rights reserved.
|
2018-09-24 16:06:59 -07:00
|
|
|
*
|
|
|
|
|
* See LICENSE.txt for license information
|
|
|
|
|
************************************************************************/
|
|
|
|
|
|
|
|
|
|
#ifndef NCCL_INT_NET_H_
|
|
|
|
|
#define NCCL_INT_NET_H_
|
|
|
|
|
|
|
|
|
|
#include "nccl.h"
|
|
|
|
|
#include "nccl_net.h"
|
|
|
|
|
|
2018-11-13 10:37:20 -08:00
|
|
|
extern ncclNet_t* ncclNet;
|
2018-09-24 16:06:59 -07:00
|
|
|
typedef char ncclNetHandle_t[NCCL_NET_HANDLE_MAXSIZE];
|
|
|
|
|
|
|
|
|
|
// Translation to external API
|
|
|
|
|
static const char* ncclNetName() { return ncclNet->name; }
|
2018-11-13 10:37:20 -08:00
|
|
|
static ncclResult_t ncclNetDevices(int* ndev) { NCCLCHECK(ncclNet->devices(ndev)); return ncclSuccess; }
|
2020-01-16 16:02:42 -08:00
|
|
|
static ncclResult_t ncclNetGetProperties(int dev, ncclNetProperties_t* props) { NCCLCHECK(ncclNet->getProperties(dev, props)); return ncclSuccess; }
|
2018-09-24 16:06:59 -07:00
|
|
|
static ncclResult_t ncclNetListen(int dev, void* handle, void** listenComm) { NCCLCHECK(ncclNet->listen(dev, handle, listenComm)); return ncclSuccess; }
|
|
|
|
|
static ncclResult_t ncclNetConnect(int dev, void* handle, void** sendComm) { NCCLCHECK(ncclNet->connect(dev, handle, sendComm)); return ncclSuccess; }
|
|
|
|
|
static ncclResult_t ncclNetAccept(void* listenComm, void** recvComm) { NCCLCHECK(ncclNet->accept(listenComm, recvComm)); return ncclSuccess; }
|
2018-12-13 15:56:12 -08:00
|
|
|
static ncclResult_t ncclNetRegMr(void* comm, void* data, int size, int type, void** mhandle) { NCCLCHECK(ncclNet->regMr(comm, data, size, type, mhandle)); return ncclSuccess; }
|
|
|
|
|
static ncclResult_t ncclNetDeregMr(void* comm, void* mhandle) { NCCLCHECK(ncclNet->deregMr(comm, mhandle)); return ncclSuccess; }
|
|
|
|
|
static ncclResult_t ncclNetIsend(void* sendComm, void* data, int size, void* mhandle, void** request) { NCCLCHECK(ncclNet->isend(sendComm, data, size, mhandle, request)); return ncclSuccess; }
|
|
|
|
|
static ncclResult_t ncclNetIrecv(void* recvComm, void* data, int size, void* mhandle, void** request) { NCCLCHECK(ncclNet->irecv(recvComm, data, size, mhandle, request)); return ncclSuccess; }
|
2020-09-04 14:35:05 -07:00
|
|
|
static ncclResult_t ncclNetIflush(void* recvComm, void* data, int size, void* mhandle, void** request) { NCCLCHECK(ncclNet->iflush(recvComm, data, size, mhandle, request)); return ncclSuccess; }
|
2018-09-24 16:06:59 -07:00
|
|
|
static ncclResult_t ncclNetTest(void* request, int* done, int* size) { NCCLCHECK(ncclNet->test(request, done, size)); return ncclSuccess; }
|
|
|
|
|
static ncclResult_t ncclNetCloseSend(void* sendComm) { NCCLCHECK(ncclNet->closeSend(sendComm)); return ncclSuccess; }
|
|
|
|
|
static ncclResult_t ncclNetCloseRecv(void* recvComm) { NCCLCHECK(ncclNet->closeRecv(recvComm)); return ncclSuccess; }
|
|
|
|
|
static ncclResult_t ncclNetCloseListen(void* listenComm) { NCCLCHECK(ncclNet->closeListen(listenComm)); return ncclSuccess; }
|
|
|
|
|
|
2020-01-16 16:02:42 -08:00
|
|
|
// Test whether the current GPU support GPU Direct RDMA.
|
2019-11-19 14:57:39 -08:00
|
|
|
#define GPU_BUF_SIZE (2*1024*1024)
|
2020-01-16 16:02:42 -08:00
|
|
|
static ncclResult_t ncclGpuGdrSupport(int* gdrSupport) {
|
|
|
|
|
int netDevs;
|
|
|
|
|
NCCLCHECK(ncclNetDevices(&netDevs));
|
|
|
|
|
*gdrSupport = 0;
|
|
|
|
|
for (int dev=0; dev<netDevs; dev++) {
|
|
|
|
|
// Find a net device which is GDR-capable
|
|
|
|
|
ncclNetProperties_t props;
|
|
|
|
|
NCCLCHECK(ncclNet->getProperties(dev, &props));
|
|
|
|
|
if ((props.ptrSupport & NCCL_PTR_CUDA) == 0) continue;
|
|
|
|
|
|
|
|
|
|
// Allocate memory on the GPU and try to register it on the NIC.
|
2019-11-19 14:57:39 -08:00
|
|
|
void *lComm = NULL, *sComm = NULL, *rComm = NULL;
|
|
|
|
|
ncclNetHandle_t handle;
|
|
|
|
|
void* gpuPtr = NULL;
|
|
|
|
|
void* mHandle = NULL;
|
2021-04-12 16:00:11 -07:00
|
|
|
ncclResult_t ret;
|
2020-01-16 16:02:42 -08:00
|
|
|
ncclDebugNoWarn = NCCL_NET;
|
2021-04-12 16:00:11 -07:00
|
|
|
NCCLCHECKGOTO(ncclNetListen(dev, &handle, &lComm), ret, cleanup1);
|
|
|
|
|
NCCLCHECKGOTO(ncclNetConnect(dev, &handle, &sComm), ret, cleanup2);
|
|
|
|
|
NCCLCHECKGOTO(ncclNetAccept(lComm, &rComm), ret, cleanup3);
|
|
|
|
|
CUDACHECKGOTO(cudaMalloc(&gpuPtr, GPU_BUF_SIZE), ret, cleanup4);
|
2020-01-16 16:02:42 -08:00
|
|
|
if (ncclNetRegMr(sComm, gpuPtr, GPU_BUF_SIZE, NCCL_PTR_CUDA, &mHandle) == ncclSuccess) {
|
|
|
|
|
NCCLCHECK(ncclNetDeregMr(sComm, mHandle));
|
|
|
|
|
NCCLCHECK(ncclNetRegMr(rComm, gpuPtr, GPU_BUF_SIZE, NCCL_PTR_CUDA, &mHandle));
|
|
|
|
|
NCCLCHECK(ncclNetDeregMr(rComm, mHandle));
|
|
|
|
|
*gdrSupport = 1;
|
|
|
|
|
}
|
|
|
|
|
ncclDebugNoWarn = 0;
|
|
|
|
|
CUDACHECK(cudaFree(gpuPtr));
|
2021-04-12 16:00:11 -07:00
|
|
|
cleanup4:
|
2020-01-16 16:02:42 -08:00
|
|
|
NCCLCHECK(ncclNetCloseRecv(rComm));
|
2021-04-12 16:00:11 -07:00
|
|
|
cleanup3:
|
2020-01-16 16:02:42 -08:00
|
|
|
NCCLCHECK(ncclNetCloseSend(sComm));
|
2021-04-12 16:00:11 -07:00
|
|
|
cleanup2:
|
2020-01-16 16:02:42 -08:00
|
|
|
NCCLCHECK(ncclNetCloseListen(lComm));
|
2021-04-12 16:00:11 -07:00
|
|
|
cleanup1:
|
2020-01-16 16:02:42 -08:00
|
|
|
break;
|
2019-11-19 14:57:39 -08:00
|
|
|
}
|
|
|
|
|
return ncclSuccess;
|
|
|
|
|
}
|
|
|
|
|
|
2018-09-24 16:06:59 -07:00
|
|
|
extern ncclNet_t ncclNetIb;
|
|
|
|
|
extern ncclNet_t ncclNetSocket;
|
|
|
|
|
|
|
|
|
|
#endif
|