diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/SQ_IFETCH_LEVEL.csv b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/SQ_IFETCH_LEVEL.csv new file mode 100644 index 0000000000..aabab340e6 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/SQ_IFETCH_LEVEL.csv @@ -0,0 +1,4 @@ +Dispatch_ID,GPU_ID,Queue_ID,PID,TID,Grid_Size,Workgroup_Size,LDS_Per_Workgroup,Scratch_Per_Workitem,Arch_VGPR,Accum_VGPR,SGPR,Wave_Size,Kernel_Name,Start_Timestamp,End_Timestamp,Correlation_ID,GRBM_COUNT,GRBM_GUI_ACTIVE,SQ_WAVES,SQ_IFETCH,SQ_IFETCH_LEVEL,SQ_ACCUM_PREV_HIRES +0,11995,1,239059,239059,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",162067504048950,162067504056482,0,208371.0,208371.0,16384.0,65536.0,27933.0,2268960.0 +1,11995,1,239059,239059,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",162067504097624,162067504103513,0,200939.0,200939.0,16384.0,65536.0,13020.0,1048740.0 +2,11995,1,239059,239059,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",162067504075511,162067504081560,0,177122.0,177122.0,16384.0,65536.0,13215.0,1049244.0 diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/SQ_INST_LEVEL_LDS.csv b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/SQ_INST_LEVEL_LDS.csv new file mode 100644 index 0000000000..aabccbcfd1 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/SQ_INST_LEVEL_LDS.csv @@ -0,0 +1,4 @@ +Dispatch_ID,GPU_ID,Queue_ID,PID,TID,Grid_Size,Workgroup_Size,LDS_Per_Workgroup,Scratch_Per_Workitem,Arch_VGPR,Accum_VGPR,SGPR,Wave_Size,Kernel_Name,Start_Timestamp,End_Timestamp,Correlation_ID,SQ_INSTS_LDS,SQ_INST_LEVEL_LDS,SQ_ACCUM_PREV_HIRES +0,11995,1,239070,239070,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",162067504048950,162067504056482,0,0.0,0.0,0.0 +1,11995,1,239070,239070,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",162067504097624,162067504103513,0,0.0,0.0,0.0 +2,11995,1,239070,239070,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",162067504075511,162067504081560,0,0.0,0.0,0.0 diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/SQ_INST_LEVEL_SMEM.csv b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/SQ_INST_LEVEL_SMEM.csv new file mode 100644 index 0000000000..04a95d8242 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/SQ_INST_LEVEL_SMEM.csv @@ -0,0 +1,4 @@ +Dispatch_ID,GPU_ID,Queue_ID,PID,TID,Grid_Size,Workgroup_Size,LDS_Per_Workgroup,Scratch_Per_Workitem,Arch_VGPR,Accum_VGPR,SGPR,Wave_Size,Kernel_Name,Start_Timestamp,End_Timestamp,Correlation_ID,SQ_INSTS_SMEM,SQ_INST_LEVEL_SMEM,SQ_ACCUM_PREV_HIRES +0,11995,1,239081,239081,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",162067504048950,162067504056482,0,65536.0,282426.0,22607296.0 +1,11995,1,239081,239081,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",162067504097624,162067504103513,0,65536.0,262012.0,20878056.0 +2,11995,1,239081,239081,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",162067504075511,162067504081560,0,65536.0,221574.0,17737216.0 diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/SQ_INST_LEVEL_VMEM.csv b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/SQ_INST_LEVEL_VMEM.csv new file mode 100644 index 0000000000..064896dc0c --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/SQ_INST_LEVEL_VMEM.csv @@ -0,0 +1,4 @@ +Dispatch_ID,GPU_ID,Queue_ID,PID,TID,Grid_Size,Workgroup_Size,LDS_Per_Workgroup,Scratch_Per_Workitem,Arch_VGPR,Accum_VGPR,SGPR,Wave_Size,Kernel_Name,Start_Timestamp,End_Timestamp,Correlation_ID,SQ_INSTS_VMEM,SQ_INST_LEVEL_VMEM,SQ_ACCUM_PREV_HIRES +0,11995,1,239092,239092,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",162067504048950,162067504056482,0,32768.0,525409.0,42022704.0 +1,11995,1,239092,239092,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",162067504097624,162067504103513,0,32768.0,405541.0,32437816.0 +2,11995,1,239092,239092,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",162067504075511,162067504081560,0,32768.0,414783.0,33168224.0 diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/SQ_LEVEL_WAVES.csv b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/SQ_LEVEL_WAVES.csv new file mode 100644 index 0000000000..0e17433878 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/SQ_LEVEL_WAVES.csv @@ -0,0 +1,4 @@ +Dispatch_ID,GPU_ID,Queue_ID,PID,TID,Grid_Size,Workgroup_Size,LDS_Per_Workgroup,Scratch_Per_Workitem,Arch_VGPR,Accum_VGPR,SGPR,Wave_Size,Kernel_Name,Start_Timestamp,End_Timestamp,Correlation_ID,GRBM_COUNT,GRBM_GUI_ACTIVE,CPC_ME1_BUSY_FOR_PACKET_DECODE,SQ_CYCLES,SQ_WAVES,SQ_WAVE_CYCLES,SQ_BUSY_CYCLES,SQ_LEVEL_WAVES,SQ_ACCUM_PREV_HIRES +0,11995,1,239103,239103,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",162067504048950,162067504056482,0,220553.0,220553.0,125881.0,882212.0,16384.0,13496981.0,243456.0,0.0,54413320.0 +1,11995,1,239103,239103,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",162067504097624,162067504103513,0,186745.0,186745.0,104964.0,746980.0,16384.0,10050383.0,189145.0,0.0,40592236.0 +2,11995,1,239103,239103,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",162067504075511,162067504081560,0,177319.0,177319.0,96370.0,709276.0,16384.0,9944060.0,186126.0,0.0,40164888.0 diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/log.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/log.txt new file mode 100644 index 0000000000..97e3dceb22 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/log.txt @@ -0,0 +1,251 @@ +Omniperf version: 2.0.0 +Profiler choice: rocprofv2 +Path: /home/colramos/omniperf/tests/workloads/vcopy/MI300A_A1 +Target: MI300A_A1 +Command: tests/vcopy -n 1048576 -b 256 -i 3 +Kernel Selection: None +Dispatch Selection: None +Hardware Blocks: All + +~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ +Collecting Performance Counters +~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ + +[profiling] Current input file: tests/workloads/vcopy/MI300A_A1/perfmon/SQ_IFETCH_LEVEL.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - GRBM_COUNT + |-> [/opt/rocm/bin/rocprofv2] - GRBM_GUI_ACTIVE + |-> [/opt/rocm/bin/rocprofv2] - SQ_WAVES + |-> [/opt/rocm/bin/rocprofv2] - SQ_IFETCH + |-> [/opt/rocm/bin/rocprofv2] - SQ_IFETCH_LEVEL + |-> [/opt/rocm/bin/rocprofv2] - SQ_ACCUM_PREV_HIRES + |-> [/opt/rocm/bin/rocprofv2] Enabling Counter Collection + |-> [/opt/rocm/bin/rocprofv2] vcopy testing on GCD 0 + |-> [/opt/rocm/bin/rocprofv2] Finished allocating vectors on the CPU +[profiling] Current input file: tests/workloads/vcopy/MI300A_A1/perfmon/SQ_INST_LEVEL_LDS.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_LDS + |-> [/opt/rocm/bin/rocprofv2] - SQ_INST_LEVEL_LDS + |-> [/opt/rocm/bin/rocprofv2] - SQ_ACCUM_PREV_HIRES + |-> [/opt/rocm/bin/rocprofv2] Enabling Counter Collection + |-> [/opt/rocm/bin/rocprofv2] vcopy testing on GCD 0 + |-> [/opt/rocm/bin/rocprofv2] Finished allocating vectors on the CPU + |-> [/opt/rocm/bin/rocprofv2] Finished allocating vectors on the GPU + |-> [/opt/rocm/bin/rocprofv2] Finished copying vectors to the GPU +[profiling] Current input file: tests/workloads/vcopy/MI300A_A1/perfmon/SQ_INST_LEVEL_SMEM.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_SMEM + |-> [/opt/rocm/bin/rocprofv2] - SQ_INST_LEVEL_SMEM + |-> [/opt/rocm/bin/rocprofv2] - SQ_ACCUM_PREV_HIRES + |-> [/opt/rocm/bin/rocprofv2] Enabling Counter Collection + |-> [/opt/rocm/bin/rocprofv2] vcopy testing on GCD 0 + |-> [/opt/rocm/bin/rocprofv2] Finished allocating vectors on the CPU + |-> [/opt/rocm/bin/rocprofv2] Finished allocating vectors on the GPU + |-> [/opt/rocm/bin/rocprofv2] Finished copying vectors to the GPU +[profiling] Current input file: tests/workloads/vcopy/MI300A_A1/perfmon/SQ_INST_LEVEL_VMEM.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VMEM + |-> [/opt/rocm/bin/rocprofv2] - SQ_INST_LEVEL_VMEM + |-> [/opt/rocm/bin/rocprofv2] - SQ_ACCUM_PREV_HIRES + |-> [/opt/rocm/bin/rocprofv2] Enabling Counter Collection + |-> [/opt/rocm/bin/rocprofv2] vcopy testing on GCD 0 + |-> [/opt/rocm/bin/rocprofv2] Finished allocating vectors on the CPU + |-> [/opt/rocm/bin/rocprofv2] Finished allocating vectors on the GPU +[profiling] Current input file: tests/workloads/vcopy/MI300A_A1/perfmon/SQ_LEVEL_WAVES.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - GRBM_COUNT + |-> [/opt/rocm/bin/rocprofv2] - GRBM_GUI_ACTIVE + |-> [/opt/rocm/bin/rocprofv2] - CPC_ME1_BUSY_FOR_PACKET_DECODE + |-> [/opt/rocm/bin/rocprofv2] - SQ_CYCLES + |-> [/opt/rocm/bin/rocprofv2] - SQ_WAVES + |-> [/opt/rocm/bin/rocprofv2] - SQ_WAVE_CYCLES + |-> [/opt/rocm/bin/rocprofv2] - SQ_BUSY_CYCLES +[profiling] Current input file: tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_0.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_CYCLES + |-> [/opt/rocm/bin/rocprofv2] - SQ_BUSY_CYCLES + |-> [/opt/rocm/bin/rocprofv2] - SQ_BUSY_CU_CYCLES + |-> [/opt/rocm/bin/rocprofv2] - SQ_WAVES + |-> [/opt/rocm/bin/rocprofv2] - SQ_WAVE_CYCLES + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_CVT + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VMEM_WR +[profiling] Current input file: tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_1.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VMEM + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_SALU + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VSKIPPED + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_ADD_F16 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_MUL_F16 +[profiling] Current input file: tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_10.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQC_TC_DATA_ATOMIC_REQ + |-> [/opt/rocm/bin/rocprofv2] - SQC_TC_STALL + |-> [/opt/rocm/bin/rocprofv2] - SQC_TC_REQ + |-> [/opt/rocm/bin/rocprofv2] - SQC_DCACHE_REQ_READ_16 + |-> [/opt/rocm/bin/rocprofv2] - SQC_ICACHE_REQ + |-> [/opt/rocm/bin/rocprofv2] - SQC_ICACHE_HITS + |-> [/opt/rocm/bin/rocprofv2] - SQC_ICACHE_MISSES + |-> [/opt/rocm/bin/rocprofv2] - SQC_ICACHE_MISSES_DUPLICATE +[profiling] Current input file: tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_11.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQC_DCACHE_INPUT_VALID_READYB + |-> [/opt/rocm/bin/rocprofv2] - SQC_DCACHE_ATOMIC + |-> [/opt/rocm/bin/rocprofv2] - SQC_DCACHE_REQ_READ_8 + |-> [/opt/rocm/bin/rocprofv2] - SQC_DCACHE_REQ + |-> [/opt/rocm/bin/rocprofv2] - SQC_DCACHE_HITS + |-> [/opt/rocm/bin/rocprofv2] - SQC_DCACHE_MISSES + |-> [/opt/rocm/bin/rocprofv2] - SQC_DCACHE_MISSES_DUPLICATE + |-> [/opt/rocm/bin/rocprofv2] - SQC_DCACHE_REQ_READ_1 +[profiling] Current input file: tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_12.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQC_DCACHE_REQ_READ_2 + |-> [/opt/rocm/bin/rocprofv2] - SQC_DCACHE_REQ_READ_4 + |-> [/opt/rocm/bin/rocprofv2] Enabling Counter Collection + |-> [/opt/rocm/bin/rocprofv2] vcopy testing on GCD 0 + |-> [/opt/rocm/bin/rocprofv2] Finished allocating vectors on the CPU + |-> [/opt/rocm/bin/rocprofv2] Finished allocating vectors on the GPU + |-> [/opt/rocm/bin/rocprofv2] Finished copying vectors to the GPU + |-> [/opt/rocm/bin/rocprofv2] sw thinks it moved 1.000000 KB per wave + |-> [/opt/rocm/bin/rocprofv2] Total threads: 1048576, Grid Size: 4096 block Size:256, Wavefronts:16384: + |-> [/opt/rocm/bin/rocprofv2] Launching the kernel on the GPU +[profiling] Current input file: tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_13.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - TCC_ATOMIC[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_BUBBLE[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_CYCLE[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_ATOMIC[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_ATOMIC[1] + |-> [/opt/rocm/bin/rocprofv2] - TCC_BUBBLE[1] + |-> [/opt/rocm/bin/rocprofv2] - TCC_CYCLE[1] +[profiling] Current input file: tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_14.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_ATOMIC_LEVEL[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_RDREQ[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_RDREQ_32B[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_RDREQ_LEVEL[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_ATOMIC_LEVEL[1] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_RDREQ[1] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_RDREQ_32B[1] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_RDREQ_LEVEL[1] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_ATOMIC_LEVEL[2] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_RDREQ[2] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_RDREQ_32B[2] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_RDREQ_LEVEL[2] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_ATOMIC_LEVEL[3] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_RDREQ[3] +[profiling] Current input file: tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_15.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_WRREQ[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_WRREQ_64B[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_WRREQ_LEVEL[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_HIT[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_WRREQ[1] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_WRREQ_64B[1] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_WRREQ_LEVEL[1] + |-> [/opt/rocm/bin/rocprofv2] - TCC_HIT[1] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_WRREQ[2] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_WRREQ_64B[2] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_WRREQ_LEVEL[2] + |-> [/opt/rocm/bin/rocprofv2] - TCC_HIT[2] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_WRREQ[3] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_WRREQ_64B[3] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_WRREQ_LEVEL[3] + |-> [/opt/rocm/bin/rocprofv2] - TCC_HIT[3] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_WRREQ[4] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_WRREQ_64B[4] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_WRREQ_LEVEL[4] + |-> [/opt/rocm/bin/rocprofv2] - TCC_HIT[4] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_WRREQ[5] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_WRREQ_64B[5] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_WRREQ_LEVEL[5] + |-> [/opt/rocm/bin/rocprofv2] - TCC_HIT[5] +[profiling] Current input file: tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_16.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - TCC_MISS[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_READ[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_REQ[0] +[profiling] Current input file: tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_17.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - TCC_TAG_STALL[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_TOO_MANY_EA_WRREQS_STALL[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_WRITE[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_TAG_STALL[1] + |-> [/opt/rocm/bin/rocprofv2] - TCC_TOO_MANY_EA_WRREQS_STALL[1] + |-> [/opt/rocm/bin/rocprofv2] - TCC_WRITE[1] + |-> [/opt/rocm/bin/rocprofv2] - TCC_TAG_STALL[2] +[profiling] Current input file: tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_2.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_TRANS_F16 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_ADD_F32 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_MUL_F32 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_FMA_F32 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_TRANS_F32 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_ADD_F64 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_MUL_F64 +[profiling] Current input file: tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_3.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_TRANS_F64 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_INT32 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_INT64 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_SMEM + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_FLAT + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_LDS + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_GDS +[profiling] Current input file: tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_4.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_BRANCH + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_SENDMSG + |-> [/opt/rocm/bin/rocprofv2] - SQ_WAIT_ANY + |-> [/opt/rocm/bin/rocprofv2] - SQ_WAIT_INST_ANY + |-> [/opt/rocm/bin/rocprofv2] - SQ_ACTIVE_INST_ANY + |-> [/opt/rocm/bin/rocprofv2] - SQ_ACTIVE_INST_VMEM + |-> [/opt/rocm/bin/rocprofv2] - SQ_ACTIVE_INST_LDS + |-> [/opt/rocm/bin/rocprofv2] - SQ_ACTIVE_INST_VALU +[profiling] Current input file: tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_5.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_ACTIVE_INST_SCA + |-> [/opt/rocm/bin/rocprofv2] - SQ_ACTIVE_INST_EXP_GDS + |-> [/opt/rocm/bin/rocprofv2] - SQ_ACTIVE_INST_MISC +[profiling] Current input file: tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_6.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_THREAD_CYCLES_VALU + |-> [/opt/rocm/bin/rocprofv2] - SQ_IFETCH + |-> [/opt/rocm/bin/rocprofv2] - SQ_LDS_BANK_CONFLICT + |-> [/opt/rocm/bin/rocprofv2] - SQ_LDS_ADDR_CONFLICT + |-> [/opt/rocm/bin/rocprofv2] - SQ_LDS_UNALIGNED_STALL + |-> [/opt/rocm/bin/rocprofv2] - SQ_WAVES_EQ_64 + |-> [/opt/rocm/bin/rocprofv2] - SQ_WAVES_LT_64 + |-> [/opt/rocm/bin/rocprofv2] - SQ_WAVES_LT_48 +[profiling] Current input file: tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_7.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_WAVES_LT_32 + |-> [/opt/rocm/bin/rocprofv2] - SQ_WAVES_LT_16 + |-> [/opt/rocm/bin/rocprofv2] - SQ_ITEMS + |-> [/opt/rocm/bin/rocprofv2] - SQ_LDS_MEM_VIOLATIONS + |-> [/opt/rocm/bin/rocprofv2] - SQ_LDS_ATOMIC_RETURN +[profiling] Current input file: tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_8.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_SMEM_NORM + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_MFMA + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_MFMA_I8 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_MFMA_F16 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_MFMA_BF16 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_MFMA_F32 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_MFMA_F64 +[profiling] Current input file: tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_9.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_MFMA_MOPS_I8 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_MFMA_MOPS_F16 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_MFMA_MOPS_BF16 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_MFMA_MOPS_F32 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_MFMA_MOPS_F64 + |-> [/opt/rocm/bin/rocprofv2] - SQC_TC_INST_REQ + |-> [/opt/rocm/bin/rocprofv2] - SQC_TC_DATA_READ_REQ +[profiling] Current input file: tests/workloads/vcopy/MI300A_A1/perfmon/timestamps.txt + |-> [/opt/rocm/bin/rocprofv2] vcopy testing on GCD 0 + |-> [/opt/rocm/bin/rocprofv2] Finished allocating vectors on the CPU + |-> [/opt/rocm/bin/rocprofv2] Finished allocating vectors on the GPU + |-> [/opt/rocm/bin/rocprofv2] Finished copying vectors to the GPU +[roofline] Roofline temporarily disabled in MI300 diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/SQ_IFETCH_LEVEL.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/SQ_IFETCH_LEVEL.txt new file mode 100644 index 0000000000..293092f641 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/SQ_IFETCH_LEVEL.txt @@ -0,0 +1,5 @@ +pmc: GRBM_COUNT GRBM_GUI_ACTIVE SQ_WAVES SQ_IFETCH SQ_IFETCH_LEVEL SQ_ACCUM_PREV_HIRES + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/SQ_INST_LEVEL_LDS.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/SQ_INST_LEVEL_LDS.txt new file mode 100644 index 0000000000..08439eedce --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/SQ_INST_LEVEL_LDS.txt @@ -0,0 +1,5 @@ +pmc: SQ_INSTS_LDS SQ_INST_LEVEL_LDS SQ_ACCUM_PREV_HIRES + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/SQ_INST_LEVEL_SMEM.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/SQ_INST_LEVEL_SMEM.txt new file mode 100644 index 0000000000..6cca322d4e --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/SQ_INST_LEVEL_SMEM.txt @@ -0,0 +1,5 @@ +pmc: SQ_INSTS_SMEM SQ_INST_LEVEL_SMEM SQ_ACCUM_PREV_HIRES + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/SQ_INST_LEVEL_VMEM.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/SQ_INST_LEVEL_VMEM.txt new file mode 100644 index 0000000000..e527ad31ba --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/SQ_INST_LEVEL_VMEM.txt @@ -0,0 +1,5 @@ +pmc: SQ_INSTS_VMEM SQ_INST_LEVEL_VMEM SQ_ACCUM_PREV_HIRES + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/SQ_LEVEL_WAVES.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/SQ_LEVEL_WAVES.txt new file mode 100644 index 0000000000..3f8e04adb3 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/SQ_LEVEL_WAVES.txt @@ -0,0 +1,5 @@ +pmc: GRBM_COUNT GRBM_GUI_ACTIVE CPC_ME1_BUSY_FOR_PACKET_DECODE SQ_CYCLES SQ_WAVES SQ_WAVE_CYCLES SQ_BUSY_CYCLES SQ_LEVEL_WAVES SQ_ACCUM_PREV_HIRES + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_0.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_0.txt new file mode 100644 index 0000000000..ebc550fbfe --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_0.txt @@ -0,0 +1,5 @@ +pmc: SQ_CYCLES SQ_BUSY_CYCLES SQ_BUSY_CU_CYCLES SQ_WAVES SQ_WAVE_CYCLES SQ_INSTS_VALU_CVT SQ_INSTS_VMEM_WR SQ_INSTS_VMEM_RD GRBM_COUNT GRBM_GUI_ACTIVE TCP_GATE_EN1_sum TCP_GATE_EN2_sum TCP_TD_TCP_STALL_CYCLES_sum TCP_TCR_TCP_STALL_CYCLES_sum TA_TA_BUSY_sum TA_BUFFER_WAVEFRONTS_sum TD_TD_BUSY_sum TD_TC_STALL_sum SPI_CSN_WINDOW_VALID SPI_CSN_BUSY CPC_CPC_STAT_BUSY CPC_CPC_STAT_IDLE CPF_CPF_STAT_BUSY CPF_CPF_STAT_STALL TCC_CYCLE_sum TCC_BUSY_sum TCC_PROBE_sum TCC_PROBE_ALL_sum + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_1.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_1.txt new file mode 100644 index 0000000000..9ad887ddbb --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_1.txt @@ -0,0 +1,5 @@ +pmc: SQ_INSTS_VMEM SQ_INSTS_SALU SQ_INSTS_VSKIPPED SQ_INSTS SQ_INSTS_VALU SQ_INSTS_VALU_ADD_F16 SQ_INSTS_VALU_MUL_F16 SQ_INSTS_VALU_FMA_F16 GRBM_SPI_BUSY TCP_READ_TAGCONFLICT_STALL_CYCLES_sum TCP_WRITE_TAGCONFLICT_STALL_CYCLES_sum TCP_ATOMIC_TAGCONFLICT_STALL_CYCLES_sum TCP_TA_TCP_STATE_READ_sum TA_BUFFER_READ_WAVEFRONTS_sum TA_BUFFER_WRITE_WAVEFRONTS_sum TD_SPI_STALL_sum TD_LOAD_WAVEFRONT_sum SPI_CSN_NUM_THREADGROUPS SPI_CSN_WAVE CPC_CPC_TCIU_BUSY CPC_CPC_TCIU_IDLE CPF_CPF_TCIU_BUSY CPF_CPF_TCIU_STALL TCC_NC_REQ_sum TCC_UC_REQ_sum TCC_CC_REQ_sum TCC_RW_REQ_sum + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_10.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_10.txt new file mode 100644 index 0000000000..21c59688f7 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_10.txt @@ -0,0 +1,5 @@ +pmc: SQC_TC_DATA_ATOMIC_REQ SQC_TC_STALL SQC_TC_REQ SQC_DCACHE_REQ_READ_16 SQC_ICACHE_REQ SQC_ICACHE_HITS SQC_ICACHE_MISSES SQC_ICACHE_MISSES_DUPLICATE + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_11.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_11.txt new file mode 100644 index 0000000000..df6d67d7b7 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_11.txt @@ -0,0 +1,5 @@ +pmc: SQC_DCACHE_INPUT_VALID_READYB SQC_DCACHE_ATOMIC SQC_DCACHE_REQ_READ_8 SQC_DCACHE_REQ SQC_DCACHE_HITS SQC_DCACHE_MISSES SQC_DCACHE_MISSES_DUPLICATE SQC_DCACHE_REQ_READ_1 + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_12.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_12.txt new file mode 100644 index 0000000000..6e5320c11c --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_12.txt @@ -0,0 +1,5 @@ +pmc: SQC_DCACHE_REQ_READ_2 SQC_DCACHE_REQ_READ_4 + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_13.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_13.txt new file mode 100644 index 0000000000..d95492c1cd --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_13.txt @@ -0,0 +1,5 @@ +pmc: TCC_ATOMIC[0] TCC_BUBBLE[0] TCC_CYCLE[0] TCC_EA0_ATOMIC[0] TCC_ATOMIC[1] TCC_BUBBLE[1] TCC_CYCLE[1] TCC_EA0_ATOMIC[1] TCC_ATOMIC[2] TCC_BUBBLE[2] TCC_CYCLE[2] TCC_EA0_ATOMIC[2] TCC_ATOMIC[3] TCC_BUBBLE[3] TCC_CYCLE[3] TCC_EA0_ATOMIC[3] TCC_ATOMIC[4] TCC_BUBBLE[4] TCC_CYCLE[4] TCC_EA0_ATOMIC[4] TCC_ATOMIC[5] TCC_BUBBLE[5] TCC_CYCLE[5] TCC_EA0_ATOMIC[5] TCC_ATOMIC[6] TCC_BUBBLE[6] TCC_CYCLE[6] TCC_EA0_ATOMIC[6] TCC_ATOMIC[7] TCC_BUBBLE[7] TCC_CYCLE[7] TCC_EA0_ATOMIC[7] TCC_ATOMIC[8] TCC_BUBBLE[8] TCC_CYCLE[8] TCC_EA0_ATOMIC[8] TCC_ATOMIC[9] TCC_BUBBLE[9] TCC_CYCLE[9] TCC_EA0_ATOMIC[9] TCC_ATOMIC[10] TCC_BUBBLE[10] TCC_CYCLE[10] TCC_EA0_ATOMIC[10] TCC_ATOMIC[11] TCC_BUBBLE[11] TCC_CYCLE[11] TCC_EA0_ATOMIC[11] TCC_ATOMIC[12] TCC_BUBBLE[12] TCC_CYCLE[12] TCC_EA0_ATOMIC[12] TCC_ATOMIC[13] TCC_BUBBLE[13] TCC_CYCLE[13] TCC_EA0_ATOMIC[13] TCC_ATOMIC[14] TCC_BUBBLE[14] TCC_CYCLE[14] TCC_EA0_ATOMIC[14] TCC_ATOMIC[15] TCC_BUBBLE[15] TCC_CYCLE[15] TCC_EA0_ATOMIC[15] + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_14.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_14.txt new file mode 100644 index 0000000000..28327b86d3 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_14.txt @@ -0,0 +1,5 @@ +pmc: TCC_EA0_ATOMIC_LEVEL[0] TCC_EA0_RDREQ[0] TCC_EA0_RDREQ_32B[0] TCC_EA0_RDREQ_LEVEL[0] TCC_EA0_ATOMIC_LEVEL[1] TCC_EA0_RDREQ[1] TCC_EA0_RDREQ_32B[1] TCC_EA0_RDREQ_LEVEL[1] TCC_EA0_ATOMIC_LEVEL[2] TCC_EA0_RDREQ[2] TCC_EA0_RDREQ_32B[2] TCC_EA0_RDREQ_LEVEL[2] TCC_EA0_ATOMIC_LEVEL[3] TCC_EA0_RDREQ[3] TCC_EA0_RDREQ_32B[3] TCC_EA0_RDREQ_LEVEL[3] TCC_EA0_ATOMIC_LEVEL[4] TCC_EA0_RDREQ[4] TCC_EA0_RDREQ_32B[4] TCC_EA0_RDREQ_LEVEL[4] TCC_EA0_ATOMIC_LEVEL[5] TCC_EA0_RDREQ[5] TCC_EA0_RDREQ_32B[5] TCC_EA0_RDREQ_LEVEL[5] TCC_EA0_ATOMIC_LEVEL[6] TCC_EA0_RDREQ[6] TCC_EA0_RDREQ_32B[6] TCC_EA0_RDREQ_LEVEL[6] TCC_EA0_ATOMIC_LEVEL[7] TCC_EA0_RDREQ[7] TCC_EA0_RDREQ_32B[7] TCC_EA0_RDREQ_LEVEL[7] TCC_EA0_ATOMIC_LEVEL[8] TCC_EA0_RDREQ[8] TCC_EA0_RDREQ_32B[8] TCC_EA0_RDREQ_LEVEL[8] TCC_EA0_ATOMIC_LEVEL[9] TCC_EA0_RDREQ[9] TCC_EA0_RDREQ_32B[9] TCC_EA0_RDREQ_LEVEL[9] TCC_EA0_ATOMIC_LEVEL[10] TCC_EA0_RDREQ[10] TCC_EA0_RDREQ_32B[10] TCC_EA0_RDREQ_LEVEL[10] TCC_EA0_ATOMIC_LEVEL[11] TCC_EA0_RDREQ[11] TCC_EA0_RDREQ_32B[11] TCC_EA0_RDREQ_LEVEL[11] TCC_EA0_ATOMIC_LEVEL[12] TCC_EA0_RDREQ[12] TCC_EA0_RDREQ_32B[12] TCC_EA0_RDREQ_LEVEL[12] TCC_EA0_ATOMIC_LEVEL[13] TCC_EA0_RDREQ[13] TCC_EA0_RDREQ_32B[13] TCC_EA0_RDREQ_LEVEL[13] TCC_EA0_ATOMIC_LEVEL[14] TCC_EA0_RDREQ[14] TCC_EA0_RDREQ_32B[14] TCC_EA0_RDREQ_LEVEL[14] TCC_EA0_ATOMIC_LEVEL[15] TCC_EA0_RDREQ[15] TCC_EA0_RDREQ_32B[15] TCC_EA0_RDREQ_LEVEL[15] + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_15.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_15.txt new file mode 100644 index 0000000000..033ae877ed --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_15.txt @@ -0,0 +1,5 @@ +pmc: TCC_EA0_WRREQ[0] TCC_EA0_WRREQ_64B[0] TCC_EA0_WRREQ_LEVEL[0] TCC_HIT[0] TCC_EA0_WRREQ[1] TCC_EA0_WRREQ_64B[1] TCC_EA0_WRREQ_LEVEL[1] TCC_HIT[1] TCC_EA0_WRREQ[2] TCC_EA0_WRREQ_64B[2] TCC_EA0_WRREQ_LEVEL[2] TCC_HIT[2] TCC_EA0_WRREQ[3] TCC_EA0_WRREQ_64B[3] TCC_EA0_WRREQ_LEVEL[3] TCC_HIT[3] TCC_EA0_WRREQ[4] TCC_EA0_WRREQ_64B[4] TCC_EA0_WRREQ_LEVEL[4] TCC_HIT[4] TCC_EA0_WRREQ[5] TCC_EA0_WRREQ_64B[5] TCC_EA0_WRREQ_LEVEL[5] TCC_HIT[5] TCC_EA0_WRREQ[6] TCC_EA0_WRREQ_64B[6] TCC_EA0_WRREQ_LEVEL[6] TCC_HIT[6] TCC_EA0_WRREQ[7] TCC_EA0_WRREQ_64B[7] TCC_EA0_WRREQ_LEVEL[7] TCC_HIT[7] TCC_EA0_WRREQ[8] TCC_EA0_WRREQ_64B[8] TCC_EA0_WRREQ_LEVEL[8] TCC_HIT[8] TCC_EA0_WRREQ[9] TCC_EA0_WRREQ_64B[9] TCC_EA0_WRREQ_LEVEL[9] TCC_HIT[9] TCC_EA0_WRREQ[10] TCC_EA0_WRREQ_64B[10] TCC_EA0_WRREQ_LEVEL[10] TCC_HIT[10] TCC_EA0_WRREQ[11] TCC_EA0_WRREQ_64B[11] TCC_EA0_WRREQ_LEVEL[11] TCC_HIT[11] TCC_EA0_WRREQ[12] TCC_EA0_WRREQ_64B[12] TCC_EA0_WRREQ_LEVEL[12] TCC_HIT[12] TCC_EA0_WRREQ[13] TCC_EA0_WRREQ_64B[13] TCC_EA0_WRREQ_LEVEL[13] TCC_HIT[13] TCC_EA0_WRREQ[14] TCC_EA0_WRREQ_64B[14] TCC_EA0_WRREQ_LEVEL[14] TCC_HIT[14] TCC_EA0_WRREQ[15] TCC_EA0_WRREQ_64B[15] TCC_EA0_WRREQ_LEVEL[15] TCC_HIT[15] + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_16.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_16.txt new file mode 100644 index 0000000000..123269c3f9 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_16.txt @@ -0,0 +1,5 @@ +pmc: TCC_MISS[0] TCC_READ[0] TCC_REQ[0] TCC_RW_REQ[0] TCC_MISS[1] TCC_READ[1] TCC_REQ[1] TCC_RW_REQ[1] TCC_MISS[2] TCC_READ[2] TCC_REQ[2] TCC_RW_REQ[2] TCC_MISS[3] TCC_READ[3] TCC_REQ[3] TCC_RW_REQ[3] TCC_MISS[4] TCC_READ[4] TCC_REQ[4] TCC_RW_REQ[4] TCC_MISS[5] TCC_READ[5] TCC_REQ[5] TCC_RW_REQ[5] TCC_MISS[6] TCC_READ[6] TCC_REQ[6] TCC_RW_REQ[6] TCC_MISS[7] TCC_READ[7] TCC_REQ[7] TCC_RW_REQ[7] TCC_MISS[8] TCC_READ[8] TCC_REQ[8] TCC_RW_REQ[8] TCC_MISS[9] TCC_READ[9] TCC_REQ[9] TCC_RW_REQ[9] TCC_MISS[10] TCC_READ[10] TCC_REQ[10] TCC_RW_REQ[10] TCC_MISS[11] TCC_READ[11] TCC_REQ[11] TCC_RW_REQ[11] TCC_MISS[12] TCC_READ[12] TCC_REQ[12] TCC_RW_REQ[12] TCC_MISS[13] TCC_READ[13] TCC_REQ[13] TCC_RW_REQ[13] TCC_MISS[14] TCC_READ[14] TCC_REQ[14] TCC_RW_REQ[14] TCC_MISS[15] TCC_READ[15] TCC_REQ[15] TCC_RW_REQ[15] + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_17.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_17.txt new file mode 100644 index 0000000000..102fb795bd --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_17.txt @@ -0,0 +1,5 @@ +pmc: TCC_TAG_STALL[0] TCC_TOO_MANY_EA_WRREQS_STALL[0] TCC_WRITE[0] TCC_TAG_STALL[1] TCC_TOO_MANY_EA_WRREQS_STALL[1] TCC_WRITE[1] TCC_TAG_STALL[2] TCC_TOO_MANY_EA_WRREQS_STALL[2] TCC_WRITE[2] TCC_TAG_STALL[3] TCC_TOO_MANY_EA_WRREQS_STALL[3] TCC_WRITE[3] TCC_TAG_STALL[4] TCC_TOO_MANY_EA_WRREQS_STALL[4] TCC_WRITE[4] TCC_TAG_STALL[5] TCC_TOO_MANY_EA_WRREQS_STALL[5] TCC_WRITE[5] TCC_TAG_STALL[6] TCC_TOO_MANY_EA_WRREQS_STALL[6] TCC_WRITE[6] TCC_TAG_STALL[7] TCC_TOO_MANY_EA_WRREQS_STALL[7] TCC_WRITE[7] TCC_TAG_STALL[8] TCC_TOO_MANY_EA_WRREQS_STALL[8] TCC_WRITE[8] TCC_TAG_STALL[9] TCC_TOO_MANY_EA_WRREQS_STALL[9] TCC_WRITE[9] TCC_TAG_STALL[10] TCC_TOO_MANY_EA_WRREQS_STALL[10] TCC_WRITE[10] TCC_TAG_STALL[11] TCC_TOO_MANY_EA_WRREQS_STALL[11] TCC_WRITE[11] TCC_TAG_STALL[12] TCC_TOO_MANY_EA_WRREQS_STALL[12] TCC_WRITE[12] TCC_TAG_STALL[13] TCC_TOO_MANY_EA_WRREQS_STALL[13] TCC_WRITE[13] TCC_TAG_STALL[14] TCC_TOO_MANY_EA_WRREQS_STALL[14] TCC_WRITE[14] TCC_TAG_STALL[15] TCC_TOO_MANY_EA_WRREQS_STALL[15] TCC_WRITE[15] + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_2.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_2.txt new file mode 100644 index 0000000000..8ff8201c5a --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_2.txt @@ -0,0 +1,5 @@ +pmc: SQ_INSTS_VALU_TRANS_F16 SQ_INSTS_VALU_ADD_F32 SQ_INSTS_VALU_MUL_F32 SQ_INSTS_VALU_FMA_F32 SQ_INSTS_VALU_TRANS_F32 SQ_INSTS_VALU_ADD_F64 SQ_INSTS_VALU_MUL_F64 SQ_INSTS_VALU_FMA_F64 TCP_VOLATILE_sum TCP_TOTAL_ACCESSES_sum TCP_TOTAL_READ_sum TCP_TOTAL_WRITE_sum TA_BUFFER_ATOMIC_WAVEFRONTS_sum TA_BUFFER_TOTAL_CYCLES_sum TD_ATOMIC_WAVEFRONT_sum TD_STORE_WAVEFRONT_sum SPI_RA_REQ_NO_ALLOC SPI_RA_REQ_NO_ALLOC_CSN CPC_CPC_STAT_STALL CPC_UTCL1_STALL_ON_TRANSLATION CPF_CPF_STAT_IDLE CPF_CPF_TCIU_IDLE TCC_REQ_sum TCC_STREAMING_REQ_sum TCC_HIT_sum TCC_MISS_sum + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_3.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_3.txt new file mode 100644 index 0000000000..cb10e4801d --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_3.txt @@ -0,0 +1,5 @@ +pmc: SQ_INSTS_VALU_TRANS_F64 SQ_INSTS_VALU_INT32 SQ_INSTS_VALU_INT64 SQ_INSTS_SMEM SQ_INSTS_FLAT SQ_INSTS_LDS SQ_INSTS_GDS SQ_INSTS_EXP_GDS TCP_TOTAL_ATOMIC_WITH_RET_sum TCP_TOTAL_ATOMIC_WITHOUT_RET_sum TCP_TOTAL_WRITEBACK_INVALIDATES_sum TCP_TOTAL_CACHE_ACCESSES_sum TA_BUFFER_COALESCED_READ_CYCLES_sum TA_BUFFER_COALESCED_WRITE_CYCLES_sum TD_COALESCABLE_WAVEFRONT_sum SPI_RA_RES_STALL_CSN SPI_RA_TMP_STALL_CSN CPC_CPC_UTCL2IU_BUSY CPC_CPC_UTCL2IU_IDLE CPF_CMP_UTCL1_STALL_ON_TRANSLATION TCC_READ_sum TCC_WRITE_sum TCC_ATOMIC_sum TCC_WRITEBACK_sum + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_4.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_4.txt new file mode 100644 index 0000000000..e4e6069e38 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_4.txt @@ -0,0 +1,5 @@ +pmc: SQ_INSTS_BRANCH SQ_INSTS_SENDMSG SQ_WAIT_ANY SQ_WAIT_INST_ANY SQ_ACTIVE_INST_ANY SQ_ACTIVE_INST_VMEM SQ_ACTIVE_INST_LDS SQ_ACTIVE_INST_VALU TCP_UTCL1_TRANSLATION_MISS_sum TCP_UTCL1_TRANSLATION_HIT_sum TCP_UTCL1_PERMISSION_MISS_sum TCP_UTCL1_REQUEST_sum TA_ADDR_STALLED_BY_TC_CYCLES_sum TA_TOTAL_WAVEFRONTS_sum SPI_RA_WAVE_SIMD_FULL_CSN SPI_RA_VGPR_SIMD_FULL_CSN CPC_CPC_UTCL2IU_STALL CPC_ME1_BUSY_FOR_PACKET_DECODE TCC_EA0_WRREQ_sum TCC_EA0_WRREQ_64B_sum TCC_EA0_WR_UNCACHED_32B_sum TCC_EA0_WRREQ_DRAM_sum + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_5.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_5.txt new file mode 100644 index 0000000000..77bd288232 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_5.txt @@ -0,0 +1,5 @@ +pmc: SQ_ACTIVE_INST_SCA SQ_ACTIVE_INST_EXP_GDS SQ_ACTIVE_INST_MISC SQ_ACTIVE_INST_FLAT SQ_INST_CYCLES_VMEM_WR SQ_INST_CYCLES_VMEM_RD SQ_INST_CYCLES_SMEM SQ_INST_CYCLES_SALU TCP_TCC_READ_REQ_sum TCP_TCC_WRITE_REQ_sum TCP_TCC_ATOMIC_WITH_RET_REQ_sum TCP_TCC_ATOMIC_WITHOUT_RET_REQ_sum TA_ADDR_STALLED_BY_TD_CYCLES_sum TA_DATA_STALLED_BY_TC_CYCLES_sum SPI_RA_SGPR_SIMD_FULL_CSN SPI_RA_LDS_CU_FULL_CSN CPC_ME1_DC0_SPI_BUSY TCC_EA0_RDREQ_sum TCC_EA0_RDREQ_32B_sum TCC_BUBBLE_sum TCC_EA0_RD_UNCACHED_32B_sum + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_6.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_6.txt new file mode 100644 index 0000000000..609c184df8 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_6.txt @@ -0,0 +1,5 @@ +pmc: SQ_THREAD_CYCLES_VALU SQ_IFETCH SQ_LDS_BANK_CONFLICT SQ_LDS_ADDR_CONFLICT SQ_LDS_UNALIGNED_STALL SQ_WAVES_EQ_64 SQ_WAVES_LT_64 SQ_WAVES_LT_48 TCP_TCC_NC_READ_REQ_sum TCP_TCC_NC_WRITE_REQ_sum TCP_TCC_NC_ATOMIC_REQ_sum TCP_TCC_UC_READ_REQ_sum TA_FLAT_WAVEFRONTS_sum TA_FLAT_READ_WAVEFRONTS_sum SPI_RA_BAR_CU_FULL_CSN SPI_RA_TGLIM_CU_FULL_CSN TCC_EA0_RDREQ_DRAM_sum TCC_TAG_STALL_sum TCC_NORMAL_WRITEBACK_sum TCC_ALL_TC_OP_WB_WRITEBACK_sum + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_7.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_7.txt new file mode 100644 index 0000000000..5881e5fb8f --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_7.txt @@ -0,0 +1,5 @@ +pmc: SQ_WAVES_LT_32 SQ_WAVES_LT_16 SQ_ITEMS SQ_LDS_MEM_VIOLATIONS SQ_LDS_ATOMIC_RETURN SQ_LDS_IDX_ACTIVE SQ_WAVES_RESTORED SQ_WAVES_SAVED TCP_TCC_UC_WRITE_REQ_sum TCP_TCC_UC_ATOMIC_REQ_sum TCP_TCC_CC_READ_REQ_sum TCP_TCC_CC_WRITE_REQ_sum TA_FLAT_WRITE_WAVEFRONTS_sum TA_FLAT_ATOMIC_WAVEFRONTS_sum SPI_RA_WVLIM_STALL_CSN SPI_SWC_CSC_WR TCC_NORMAL_EVICT_sum TCC_ALL_TC_OP_INV_EVICT_sum TCC_TOO_MANY_EA_WRREQS_STALL_sum TCC_EA0_ATOMIC_sum + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_8.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_8.txt new file mode 100644 index 0000000000..66317384f5 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_8.txt @@ -0,0 +1,5 @@ +pmc: SQ_INSTS_SMEM_NORM SQ_INSTS_MFMA SQ_INSTS_VALU_MFMA_I8 SQ_INSTS_VALU_MFMA_F16 SQ_INSTS_VALU_MFMA_BF16 SQ_INSTS_VALU_MFMA_F32 SQ_INSTS_VALU_MFMA_F64 SQ_VALU_MFMA_BUSY_CYCLES TCP_TCC_CC_ATOMIC_REQ_sum TCP_TCC_RW_READ_REQ_sum TCP_TCC_RW_WRITE_REQ_sum TCP_TCC_RW_ATOMIC_REQ_sum SPI_VWC_CSC_WR SPI_RA_BULKY_CU_FULL_CSN TCC_EA0_RDREQ_LEVEL_sum TCC_EA0_WRREQ_LEVEL_sum TCC_EA0_ATOMIC_LEVEL_sum TCC_EA0_WRREQ_STALL_sum + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_9.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_9.txt new file mode 100644 index 0000000000..60ceab315a --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/pmc_perf_9.txt @@ -0,0 +1,5 @@ +pmc: SQ_INSTS_VALU_MFMA_MOPS_I8 SQ_INSTS_VALU_MFMA_MOPS_F16 SQ_INSTS_VALU_MFMA_MOPS_BF16 SQ_INSTS_VALU_MFMA_MOPS_F32 SQ_INSTS_VALU_MFMA_MOPS_F64 SQC_TC_INST_REQ SQC_TC_DATA_READ_REQ SQC_TC_DATA_WRITE_REQ TCP_PENDING_STALL_CYCLES_sum + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/timestamps.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/timestamps.txt new file mode 100644 index 0000000000..676cca1b80 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/perfmon/timestamps.txt @@ -0,0 +1,5 @@ +pmc: + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/pmc_perf.csv b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/pmc_perf.csv new file mode 100644 index 0000000000..1428dfdde8 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/pmc_perf.csv @@ -0,0 +1,4 @@ +Dispatch_ID,GPU_ID,Grid_Size,Workgroup_Size,LDS_Per_Workgroup,Scratch_Per_Workitem,Arch_VGPR,Accum_VGPR,SGPR,Wave_Size,Kernel_Name,Correlation_ID,SQ_INSTS_BRANCH,SQ_INSTS_SENDMSG,SQ_WAIT_ANY,SQ_WAIT_INST_ANY,SQ_ACTIVE_INST_ANY,SQ_ACTIVE_INST_VMEM,SQ_ACTIVE_INST_LDS,SQ_ACTIVE_INST_VALU,SPI_RA_WAVE_SIMD_FULL_CSN,SPI_RA_VGPR_SIMD_FULL_CSN,CPC_CPC_UTCL2IU_STALL,CPC_ME1_BUSY_FOR_PACKET_DECODE,TA_ADDR_STALLED_BY_TC_CYCLES_sum,TA_TOTAL_WAVEFRONTS_sum,TCC_EA0_WRREQ_64B_sum,TCC_EA0_WRREQ_DRAM_sum,TCC_EA0_WRREQ_sum,TCC_EA0_WR_UNCACHED_32B_sum,TCP_UTCL1_PERMISSION_MISS_sum,TCP_UTCL1_REQUEST_sum,TCP_UTCL1_TRANSLATION_HIT_sum,TCP_UTCL1_TRANSLATION_MISS_sum,Wave_Size_1,Correlation_ID_1,XCC_Index,TCC_EA0_WRREQ[0],TCC_EA0_WRREQ_64B[0],TCC_EA0_WRREQ_LEVEL[0],TCC_HIT[0],TCC_EA0_WRREQ[1],TCC_EA0_WRREQ_64B[1],TCC_EA0_WRREQ_LEVEL[1],TCC_HIT[1],TCC_EA0_WRREQ[2],TCC_EA0_WRREQ_64B[2],TCC_EA0_WRREQ_LEVEL[2],TCC_HIT[2],TCC_EA0_WRREQ[3],TCC_EA0_WRREQ_64B[3],TCC_EA0_WRREQ_LEVEL[3],TCC_HIT[3],TCC_EA0_WRREQ[4],TCC_EA0_WRREQ_64B[4],TCC_EA0_WRREQ_LEVEL[4],TCC_HIT[4],TCC_EA0_WRREQ[5],TCC_EA0_WRREQ_64B[5],TCC_EA0_WRREQ_LEVEL[5],TCC_HIT[5],TCC_EA0_WRREQ[6],TCC_EA0_WRREQ_64B[6],TCC_EA0_WRREQ_LEVEL[6],TCC_HIT[6],TCC_EA0_WRREQ[7],TCC_EA0_WRREQ_64B[7],TCC_EA0_WRREQ_LEVEL[7],TCC_HIT[7],TCC_EA0_WRREQ[8],TCC_EA0_WRREQ_64B[8],TCC_EA0_WRREQ_LEVEL[8],TCC_HIT[8],TCC_EA0_WRREQ[9],TCC_EA0_WRREQ_64B[9],TCC_EA0_WRREQ_LEVEL[9],TCC_HIT[9],TCC_EA0_WRREQ[10],TCC_EA0_WRREQ_64B[10],TCC_EA0_WRREQ_LEVEL[10],TCC_HIT[10],TCC_EA0_WRREQ[11],TCC_EA0_WRREQ_64B[11],TCC_EA0_WRREQ_LEVEL[11],TCC_HIT[11],TCC_EA0_WRREQ[12],TCC_EA0_WRREQ_64B[12],TCC_EA0_WRREQ_LEVEL[12],TCC_HIT[12],TCC_EA0_WRREQ[13],TCC_EA0_WRREQ_64B[13],TCC_EA0_WRREQ_LEVEL[13],TCC_HIT[13],TCC_EA0_WRREQ[14],TCC_EA0_WRREQ_64B[14],TCC_EA0_WRREQ_LEVEL[14],TCC_HIT[14],TCC_EA0_WRREQ[15],TCC_EA0_WRREQ_64B[15],TCC_EA0_WRREQ_LEVEL[15],TCC_HIT[15],TCC_EA0_WRREQ[16],TCC_EA0_WRREQ_64B[16],TCC_EA0_WRREQ_LEVEL[16],TCC_HIT[16],TCC_EA0_WRREQ[17],TCC_EA0_WRREQ_64B[17],TCC_EA0_WRREQ_LEVEL[17],TCC_HIT[17],TCC_EA0_WRREQ[18],TCC_EA0_WRREQ_64B[18],TCC_EA0_WRREQ_LEVEL[18],TCC_HIT[18],TCC_EA0_WRREQ[19],TCC_EA0_WRREQ_64B[19],TCC_EA0_WRREQ_LEVEL[19],TCC_HIT[19],TCC_EA0_WRREQ[20],TCC_EA0_WRREQ_64B[20],TCC_EA0_WRREQ_LEVEL[20],TCC_HIT[20],TCC_EA0_WRREQ[21],TCC_EA0_WRREQ_64B[21],TCC_EA0_WRREQ_LEVEL[21],TCC_HIT[21],TCC_EA0_WRREQ[22],TCC_EA0_WRREQ_64B[22],TCC_EA0_WRREQ_LEVEL[22],TCC_HIT[22],TCC_EA0_WRREQ[23],TCC_EA0_WRREQ_64B[23],TCC_EA0_WRREQ_LEVEL[23],TCC_HIT[23],TCC_EA0_WRREQ[24],TCC_EA0_WRREQ_64B[24],TCC_EA0_WRREQ_LEVEL[24],TCC_HIT[24],TCC_EA0_WRREQ[25],TCC_EA0_WRREQ_64B[25],TCC_EA0_WRREQ_LEVEL[25],TCC_HIT[25],TCC_EA0_WRREQ[26],TCC_EA0_WRREQ_64B[26],TCC_EA0_WRREQ_LEVEL[26],TCC_HIT[26],TCC_EA0_WRREQ[27],TCC_EA0_WRREQ_64B[27],TCC_EA0_WRREQ_LEVEL[27],TCC_HIT[27],TCC_EA0_WRREQ[28],TCC_EA0_WRREQ_64B[28],TCC_EA0_WRREQ_LEVEL[28],TCC_HIT[28],TCC_EA0_WRREQ[29],TCC_EA0_WRREQ_64B[29],TCC_EA0_WRREQ_LEVEL[29],TCC_HIT[29],TCC_EA0_WRREQ[30],TCC_EA0_WRREQ_64B[30],TCC_EA0_WRREQ_LEVEL[30],TCC_HIT[30],TCC_EA0_WRREQ[31],TCC_EA0_WRREQ_64B[31],TCC_EA0_WRREQ_LEVEL[31],TCC_HIT[31],TCC_EA0_WRREQ[32],TCC_EA0_WRREQ_64B[32],TCC_EA0_WRREQ_LEVEL[32],TCC_HIT[32],TCC_EA0_WRREQ[33],TCC_EA0_WRREQ_64B[33],TCC_EA0_WRREQ_LEVEL[33],TCC_HIT[33],TCC_EA0_WRREQ[34],TCC_EA0_WRREQ_64B[34],TCC_EA0_WRREQ_LEVEL[34],TCC_HIT[34],TCC_EA0_WRREQ[35],TCC_EA0_WRREQ_64B[35],TCC_EA0_WRREQ_LEVEL[35],TCC_HIT[35],TCC_EA0_WRREQ[36],TCC_EA0_WRREQ_64B[36],TCC_EA0_WRREQ_LEVEL[36],TCC_HIT[36],TCC_EA0_WRREQ[37],TCC_EA0_WRREQ_64B[37],TCC_EA0_WRREQ_LEVEL[37],TCC_HIT[37],TCC_EA0_WRREQ[38],TCC_EA0_WRREQ_64B[38],TCC_EA0_WRREQ_LEVEL[38],TCC_HIT[38],TCC_EA0_WRREQ[39],TCC_EA0_WRREQ_64B[39],TCC_EA0_WRREQ_LEVEL[39],TCC_HIT[39],TCC_EA0_WRREQ[40],TCC_EA0_WRREQ_64B[40],TCC_EA0_WRREQ_LEVEL[40],TCC_HIT[40],TCC_EA0_WRREQ[41],TCC_EA0_WRREQ_64B[41],TCC_EA0_WRREQ_LEVEL[41],TCC_HIT[41],TCC_EA0_WRREQ[42],TCC_EA0_WRREQ_64B[42],TCC_EA0_WRREQ_LEVEL[42],TCC_HIT[42],TCC_EA0_WRREQ[43],TCC_EA0_WRREQ_64B[43],TCC_EA0_WRREQ_LEVEL[43],TCC_HIT[43],TCC_EA0_WRREQ[44],TCC_EA0_WRREQ_64B[44],TCC_EA0_WRREQ_LEVEL[44],TCC_HIT[44],TCC_EA0_WRREQ[45],TCC_EA0_WRREQ_64B[45],TCC_EA0_WRREQ_LEVEL[45],TCC_HIT[45],TCC_EA0_WRREQ[46],TCC_EA0_WRREQ_64B[46],TCC_EA0_WRREQ_LEVEL[46],TCC_HIT[46],TCC_EA0_WRREQ[47],TCC_EA0_WRREQ_64B[47],TCC_EA0_WRREQ_LEVEL[47],TCC_HIT[47],TCC_EA0_WRREQ[48],TCC_EA0_WRREQ_64B[48],TCC_EA0_WRREQ_LEVEL[48],TCC_HIT[48],TCC_EA0_WRREQ[49],TCC_EA0_WRREQ_64B[49],TCC_EA0_WRREQ_LEVEL[49],TCC_HIT[49],TCC_EA0_WRREQ[50],TCC_EA0_WRREQ_64B[50],TCC_EA0_WRREQ_LEVEL[50],TCC_HIT[50],TCC_EA0_WRREQ[51],TCC_EA0_WRREQ_64B[51],TCC_EA0_WRREQ_LEVEL[51],TCC_HIT[51],TCC_EA0_WRREQ[52],TCC_EA0_WRREQ_64B[52],TCC_EA0_WRREQ_LEVEL[52],TCC_HIT[52],TCC_EA0_WRREQ[53],TCC_EA0_WRREQ_64B[53],TCC_EA0_WRREQ_LEVEL[53],TCC_HIT[53],TCC_EA0_WRREQ[54],TCC_EA0_WRREQ_64B[54],TCC_EA0_WRREQ_LEVEL[54],TCC_HIT[54],TCC_EA0_WRREQ[55],TCC_EA0_WRREQ_64B[55],TCC_EA0_WRREQ_LEVEL[55],TCC_HIT[55],TCC_EA0_WRREQ[56],TCC_EA0_WRREQ_64B[56],TCC_EA0_WRREQ_LEVEL[56],TCC_HIT[56],TCC_EA0_WRREQ[57],TCC_EA0_WRREQ_64B[57],TCC_EA0_WRREQ_LEVEL[57],TCC_HIT[57],TCC_EA0_WRREQ[58],TCC_EA0_WRREQ_64B[58],TCC_EA0_WRREQ_LEVEL[58],TCC_HIT[58],TCC_EA0_WRREQ[59],TCC_EA0_WRREQ_64B[59],TCC_EA0_WRREQ_LEVEL[59],TCC_HIT[59],TCC_EA0_WRREQ[60],TCC_EA0_WRREQ_64B[60],TCC_EA0_WRREQ_LEVEL[60],TCC_HIT[60],TCC_EA0_WRREQ[61],TCC_EA0_WRREQ_64B[61],TCC_EA0_WRREQ_LEVEL[61],TCC_HIT[61],TCC_EA0_WRREQ[62],TCC_EA0_WRREQ_64B[62],TCC_EA0_WRREQ_LEVEL[62],TCC_HIT[62],TCC_EA0_WRREQ[63],TCC_EA0_WRREQ_64B[63],TCC_EA0_WRREQ_LEVEL[63],TCC_HIT[63],TCC_EA0_WRREQ[64],TCC_EA0_WRREQ_64B[64],TCC_EA0_WRREQ_LEVEL[64],TCC_HIT[64],TCC_EA0_WRREQ[65],TCC_EA0_WRREQ_64B[65],TCC_EA0_WRREQ_LEVEL[65],TCC_HIT[65],TCC_EA0_WRREQ[66],TCC_EA0_WRREQ_64B[66],TCC_EA0_WRREQ_LEVEL[66],TCC_HIT[66],TCC_EA0_WRREQ[67],TCC_EA0_WRREQ_64B[67],TCC_EA0_WRREQ_LEVEL[67],TCC_HIT[67],TCC_EA0_WRREQ[68],TCC_EA0_WRREQ_64B[68],TCC_EA0_WRREQ_LEVEL[68],TCC_HIT[68],TCC_EA0_WRREQ[69],TCC_EA0_WRREQ_64B[69],TCC_EA0_WRREQ_LEVEL[69],TCC_HIT[69],TCC_EA0_WRREQ[70],TCC_EA0_WRREQ_64B[70],TCC_EA0_WRREQ_LEVEL[70],TCC_HIT[70],TCC_EA0_WRREQ[71],TCC_EA0_WRREQ_64B[71],TCC_EA0_WRREQ_LEVEL[71],TCC_HIT[71],TCC_EA0_WRREQ[72],TCC_EA0_WRREQ_64B[72],TCC_EA0_WRREQ_LEVEL[72],TCC_HIT[72],TCC_EA0_WRREQ[73],TCC_EA0_WRREQ_64B[73],TCC_EA0_WRREQ_LEVEL[73],TCC_HIT[73],TCC_EA0_WRREQ[74],TCC_EA0_WRREQ_64B[74],TCC_EA0_WRREQ_LEVEL[74],TCC_HIT[74],TCC_EA0_WRREQ[75],TCC_EA0_WRREQ_64B[75],TCC_EA0_WRREQ_LEVEL[75],TCC_HIT[75],TCC_EA0_WRREQ[76],TCC_EA0_WRREQ_64B[76],TCC_EA0_WRREQ_LEVEL[76],TCC_HIT[76],TCC_EA0_WRREQ[77],TCC_EA0_WRREQ_64B[77],TCC_EA0_WRREQ_LEVEL[77],TCC_HIT[77],TCC_EA0_WRREQ[78],TCC_EA0_WRREQ_64B[78],TCC_EA0_WRREQ_LEVEL[78],TCC_HIT[78],TCC_EA0_WRREQ[79],TCC_EA0_WRREQ_64B[79],TCC_EA0_WRREQ_LEVEL[79],TCC_HIT[79],TCC_EA0_WRREQ[80],TCC_EA0_WRREQ_64B[80],TCC_EA0_WRREQ_LEVEL[80],TCC_HIT[80],TCC_EA0_WRREQ[81],TCC_EA0_WRREQ_64B[81],TCC_EA0_WRREQ_LEVEL[81],TCC_HIT[81],TCC_EA0_WRREQ[82],TCC_EA0_WRREQ_64B[82],TCC_EA0_WRREQ_LEVEL[82],TCC_HIT[82],TCC_EA0_WRREQ[83],TCC_EA0_WRREQ_64B[83],TCC_EA0_WRREQ_LEVEL[83],TCC_HIT[83],TCC_EA0_WRREQ[84],TCC_EA0_WRREQ_64B[84],TCC_EA0_WRREQ_LEVEL[84],TCC_HIT[84],TCC_EA0_WRREQ[85],TCC_EA0_WRREQ_64B[85],TCC_EA0_WRREQ_LEVEL[85],TCC_HIT[85],TCC_EA0_WRREQ[86],TCC_EA0_WRREQ_64B[86],TCC_EA0_WRREQ_LEVEL[86],TCC_HIT[86],TCC_EA0_WRREQ[87],TCC_EA0_WRREQ_64B[87],TCC_EA0_WRREQ_LEVEL[87],TCC_HIT[87],TCC_EA0_WRREQ[88],TCC_EA0_WRREQ_64B[88],TCC_EA0_WRREQ_LEVEL[88],TCC_HIT[88],TCC_EA0_WRREQ[89],TCC_EA0_WRREQ_64B[89],TCC_EA0_WRREQ_LEVEL[89],TCC_HIT[89],TCC_EA0_WRREQ[90],TCC_EA0_WRREQ_64B[90],TCC_EA0_WRREQ_LEVEL[90],TCC_HIT[90],TCC_EA0_WRREQ[91],TCC_EA0_WRREQ_64B[91],TCC_EA0_WRREQ_LEVEL[91],TCC_HIT[91],TCC_EA0_WRREQ[92],TCC_EA0_WRREQ_64B[92],TCC_EA0_WRREQ_LEVEL[92],TCC_HIT[92],TCC_EA0_WRREQ[93],TCC_EA0_WRREQ_64B[93],TCC_EA0_WRREQ_LEVEL[93],TCC_HIT[93],TCC_EA0_WRREQ[94],TCC_EA0_WRREQ_64B[94],TCC_EA0_WRREQ_LEVEL[94],TCC_HIT[94],TCC_EA0_WRREQ[95],TCC_EA0_WRREQ_64B[95],TCC_EA0_WRREQ_LEVEL[95],TCC_HIT[95],Wave_Size_2,Correlation_ID_2,SQ_THREAD_CYCLES_VALU,SQ_IFETCH,SQ_LDS_BANK_CONFLICT,SQ_LDS_ADDR_CONFLICT,SQ_LDS_UNALIGNED_STALL,SQ_WAVES_EQ_64,SQ_WAVES_LT_64,SQ_WAVES_LT_48,SPI_RA_BAR_CU_FULL_CSN,SPI_RA_TGLIM_CU_FULL_CSN,TA_FLAT_READ_WAVEFRONTS_sum,TA_FLAT_WAVEFRONTS_sum,TCC_ALL_TC_OP_WB_WRITEBACK_sum,TCC_EA0_RDREQ_DRAM_sum,TCC_NORMAL_WRITEBACK_sum,TCC_TAG_STALL_sum,TCP_TCC_NC_ATOMIC_REQ_sum,TCP_TCC_NC_READ_REQ_sum,TCP_TCC_NC_WRITE_REQ_sum,TCP_TCC_UC_READ_REQ_sum,Wave_Size_3,Correlation_ID_3,XCC_Index_3,TCC_TAG_STALL[0],TCC_TOO_MANY_EA_WRREQS_STALL[0],TCC_WRITE[0],TCC_TAG_STALL[1],TCC_TOO_MANY_EA_WRREQS_STALL[1],TCC_WRITE[1],TCC_TAG_STALL[2],TCC_TOO_MANY_EA_WRREQS_STALL[2],TCC_WRITE[2],TCC_TAG_STALL[3],TCC_TOO_MANY_EA_WRREQS_STALL[3],TCC_WRITE[3],TCC_TAG_STALL[4],TCC_TOO_MANY_EA_WRREQS_STALL[4],TCC_WRITE[4],TCC_TAG_STALL[5],TCC_TOO_MANY_EA_WRREQS_STALL[5],TCC_WRITE[5],TCC_TAG_STALL[6],TCC_TOO_MANY_EA_WRREQS_STALL[6],TCC_WRITE[6],TCC_TAG_STALL[7],TCC_TOO_MANY_EA_WRREQS_STALL[7],TCC_WRITE[7],TCC_TAG_STALL[8],TCC_TOO_MANY_EA_WRREQS_STALL[8],TCC_WRITE[8],TCC_TAG_STALL[9],TCC_TOO_MANY_EA_WRREQS_STALL[9],TCC_WRITE[9],TCC_TAG_STALL[10],TCC_TOO_MANY_EA_WRREQS_STALL[10],TCC_WRITE[10],TCC_TAG_STALL[11],TCC_TOO_MANY_EA_WRREQS_STALL[11],TCC_WRITE[11],TCC_TAG_STALL[12],TCC_TOO_MANY_EA_WRREQS_STALL[12],TCC_WRITE[12],TCC_TAG_STALL[13],TCC_TOO_MANY_EA_WRREQS_STALL[13],TCC_WRITE[13],TCC_TAG_STALL[14],TCC_TOO_MANY_EA_WRREQS_STALL[14],TCC_WRITE[14],TCC_TAG_STALL[15],TCC_TOO_MANY_EA_WRREQS_STALL[15],TCC_WRITE[15],TCC_TAG_STALL[16],TCC_TOO_MANY_EA_WRREQS_STALL[16],TCC_WRITE[16],TCC_TAG_STALL[17],TCC_TOO_MANY_EA_WRREQS_STALL[17],TCC_WRITE[17],TCC_TAG_STALL[18],TCC_TOO_MANY_EA_WRREQS_STALL[18],TCC_WRITE[18],TCC_TAG_STALL[19],TCC_TOO_MANY_EA_WRREQS_STALL[19],TCC_WRITE[19],TCC_TAG_STALL[20],TCC_TOO_MANY_EA_WRREQS_STALL[20],TCC_WRITE[20],TCC_TAG_STALL[21],TCC_TOO_MANY_EA_WRREQS_STALL[21],TCC_WRITE[21],TCC_TAG_STALL[22],TCC_TOO_MANY_EA_WRREQS_STALL[22],TCC_WRITE[22],TCC_TAG_STALL[23],TCC_TOO_MANY_EA_WRREQS_STALL[23],TCC_WRITE[23],TCC_TAG_STALL[24],TCC_TOO_MANY_EA_WRREQS_STALL[24],TCC_WRITE[24],TCC_TAG_STALL[25],TCC_TOO_MANY_EA_WRREQS_STALL[25],TCC_WRITE[25],TCC_TAG_STALL[26],TCC_TOO_MANY_EA_WRREQS_STALL[26],TCC_WRITE[26],TCC_TAG_STALL[27],TCC_TOO_MANY_EA_WRREQS_STALL[27],TCC_WRITE[27],TCC_TAG_STALL[28],TCC_TOO_MANY_EA_WRREQS_STALL[28],TCC_WRITE[28],TCC_TAG_STALL[29],TCC_TOO_MANY_EA_WRREQS_STALL[29],TCC_WRITE[29],TCC_TAG_STALL[30],TCC_TOO_MANY_EA_WRREQS_STALL[30],TCC_WRITE[30],TCC_TAG_STALL[31],TCC_TOO_MANY_EA_WRREQS_STALL[31],TCC_WRITE[31],TCC_TAG_STALL[32],TCC_TOO_MANY_EA_WRREQS_STALL[32],TCC_WRITE[32],TCC_TAG_STALL[33],TCC_TOO_MANY_EA_WRREQS_STALL[33],TCC_WRITE[33],TCC_TAG_STALL[34],TCC_TOO_MANY_EA_WRREQS_STALL[34],TCC_WRITE[34],TCC_TAG_STALL[35],TCC_TOO_MANY_EA_WRREQS_STALL[35],TCC_WRITE[35],TCC_TAG_STALL[36],TCC_TOO_MANY_EA_WRREQS_STALL[36],TCC_WRITE[36],TCC_TAG_STALL[37],TCC_TOO_MANY_EA_WRREQS_STALL[37],TCC_WRITE[37],TCC_TAG_STALL[38],TCC_TOO_MANY_EA_WRREQS_STALL[38],TCC_WRITE[38],TCC_TAG_STALL[39],TCC_TOO_MANY_EA_WRREQS_STALL[39],TCC_WRITE[39],TCC_TAG_STALL[40],TCC_TOO_MANY_EA_WRREQS_STALL[40],TCC_WRITE[40],TCC_TAG_STALL[41],TCC_TOO_MANY_EA_WRREQS_STALL[41],TCC_WRITE[41],TCC_TAG_STALL[42],TCC_TOO_MANY_EA_WRREQS_STALL[42],TCC_WRITE[42],TCC_TAG_STALL[43],TCC_TOO_MANY_EA_WRREQS_STALL[43],TCC_WRITE[43],TCC_TAG_STALL[44],TCC_TOO_MANY_EA_WRREQS_STALL[44],TCC_WRITE[44],TCC_TAG_STALL[45],TCC_TOO_MANY_EA_WRREQS_STALL[45],TCC_WRITE[45],TCC_TAG_STALL[46],TCC_TOO_MANY_EA_WRREQS_STALL[46],TCC_WRITE[46],TCC_TAG_STALL[47],TCC_TOO_MANY_EA_WRREQS_STALL[47],TCC_WRITE[47],TCC_TAG_STALL[48],TCC_TOO_MANY_EA_WRREQS_STALL[48],TCC_WRITE[48],TCC_TAG_STALL[49],TCC_TOO_MANY_EA_WRREQS_STALL[49],TCC_WRITE[49],TCC_TAG_STALL[50],TCC_TOO_MANY_EA_WRREQS_STALL[50],TCC_WRITE[50],TCC_TAG_STALL[51],TCC_TOO_MANY_EA_WRREQS_STALL[51],TCC_WRITE[51],TCC_TAG_STALL[52],TCC_TOO_MANY_EA_WRREQS_STALL[52],TCC_WRITE[52],TCC_TAG_STALL[53],TCC_TOO_MANY_EA_WRREQS_STALL[53],TCC_WRITE[53],TCC_TAG_STALL[54],TCC_TOO_MANY_EA_WRREQS_STALL[54],TCC_WRITE[54],TCC_TAG_STALL[55],TCC_TOO_MANY_EA_WRREQS_STALL[55],TCC_WRITE[55],TCC_TAG_STALL[56],TCC_TOO_MANY_EA_WRREQS_STALL[56],TCC_WRITE[56],TCC_TAG_STALL[57],TCC_TOO_MANY_EA_WRREQS_STALL[57],TCC_WRITE[57],TCC_TAG_STALL[58],TCC_TOO_MANY_EA_WRREQS_STALL[58],TCC_WRITE[58],TCC_TAG_STALL[59],TCC_TOO_MANY_EA_WRREQS_STALL[59],TCC_WRITE[59],TCC_TAG_STALL[60],TCC_TOO_MANY_EA_WRREQS_STALL[60],TCC_WRITE[60],TCC_TAG_STALL[61],TCC_TOO_MANY_EA_WRREQS_STALL[61],TCC_WRITE[61],TCC_TAG_STALL[62],TCC_TOO_MANY_EA_WRREQS_STALL[62],TCC_WRITE[62],TCC_TAG_STALL[63],TCC_TOO_MANY_EA_WRREQS_STALL[63],TCC_WRITE[63],TCC_TAG_STALL[64],TCC_TOO_MANY_EA_WRREQS_STALL[64],TCC_WRITE[64],TCC_TAG_STALL[65],TCC_TOO_MANY_EA_WRREQS_STALL[65],TCC_WRITE[65],TCC_TAG_STALL[66],TCC_TOO_MANY_EA_WRREQS_STALL[66],TCC_WRITE[66],TCC_TAG_STALL[67],TCC_TOO_MANY_EA_WRREQS_STALL[67],TCC_WRITE[67],TCC_TAG_STALL[68],TCC_TOO_MANY_EA_WRREQS_STALL[68],TCC_WRITE[68],TCC_TAG_STALL[69],TCC_TOO_MANY_EA_WRREQS_STALL[69],TCC_WRITE[69],TCC_TAG_STALL[70],TCC_TOO_MANY_EA_WRREQS_STALL[70],TCC_WRITE[70],TCC_TAG_STALL[71],TCC_TOO_MANY_EA_WRREQS_STALL[71],TCC_WRITE[71],TCC_TAG_STALL[72],TCC_TOO_MANY_EA_WRREQS_STALL[72],TCC_WRITE[72],TCC_TAG_STALL[73],TCC_TOO_MANY_EA_WRREQS_STALL[73],TCC_WRITE[73],TCC_TAG_STALL[74],TCC_TOO_MANY_EA_WRREQS_STALL[74],TCC_WRITE[74],TCC_TAG_STALL[75],TCC_TOO_MANY_EA_WRREQS_STALL[75],TCC_WRITE[75],TCC_TAG_STALL[76],TCC_TOO_MANY_EA_WRREQS_STALL[76],TCC_WRITE[76],TCC_TAG_STALL[77],TCC_TOO_MANY_EA_WRREQS_STALL[77],TCC_WRITE[77],TCC_TAG_STALL[78],TCC_TOO_MANY_EA_WRREQS_STALL[78],TCC_WRITE[78],TCC_TAG_STALL[79],TCC_TOO_MANY_EA_WRREQS_STALL[79],TCC_WRITE[79],TCC_TAG_STALL[80],TCC_TOO_MANY_EA_WRREQS_STALL[80],TCC_WRITE[80],TCC_TAG_STALL[81],TCC_TOO_MANY_EA_WRREQS_STALL[81],TCC_WRITE[81],TCC_TAG_STALL[82],TCC_TOO_MANY_EA_WRREQS_STALL[82],TCC_WRITE[82],TCC_TAG_STALL[83],TCC_TOO_MANY_EA_WRREQS_STALL[83],TCC_WRITE[83],TCC_TAG_STALL[84],TCC_TOO_MANY_EA_WRREQS_STALL[84],TCC_WRITE[84],TCC_TAG_STALL[85],TCC_TOO_MANY_EA_WRREQS_STALL[85],TCC_WRITE[85],TCC_TAG_STALL[86],TCC_TOO_MANY_EA_WRREQS_STALL[86],TCC_WRITE[86],TCC_TAG_STALL[87],TCC_TOO_MANY_EA_WRREQS_STALL[87],TCC_WRITE[87],TCC_TAG_STALL[88],TCC_TOO_MANY_EA_WRREQS_STALL[88],TCC_WRITE[88],TCC_TAG_STALL[89],TCC_TOO_MANY_EA_WRREQS_STALL[89],TCC_WRITE[89],TCC_TAG_STALL[90],TCC_TOO_MANY_EA_WRREQS_STALL[90],TCC_WRITE[90],TCC_TAG_STALL[91],TCC_TOO_MANY_EA_WRREQS_STALL[91],TCC_WRITE[91],TCC_TAG_STALL[92],TCC_TOO_MANY_EA_WRREQS_STALL[92],TCC_WRITE[92],TCC_TAG_STALL[93],TCC_TOO_MANY_EA_WRREQS_STALL[93],TCC_WRITE[93],TCC_TAG_STALL[94],TCC_TOO_MANY_EA_WRREQS_STALL[94],TCC_WRITE[94],TCC_TAG_STALL[95],TCC_TOO_MANY_EA_WRREQS_STALL[95],TCC_WRITE[95],Wave_Size_4,Correlation_ID_4,SQ_INSTS_VALU_TRANS_F64,SQ_INSTS_VALU_INT32,SQ_INSTS_VALU_INT64,SQ_INSTS_SMEM,SQ_INSTS_FLAT,SQ_INSTS_LDS,SQ_INSTS_GDS,SQ_INSTS_EXP_GDS,SPI_RA_RES_STALL_CSN,SPI_RA_TMP_STALL_CSN,CPC_CPC_UTCL2IU_BUSY,CPC_CPC_UTCL2IU_IDLE,CPF_CMP_UTCL1_STALL_ON_TRANSLATION,TA_BUFFER_COALESCED_READ_CYCLES_sum,TA_BUFFER_COALESCED_WRITE_CYCLES_sum,TCC_ATOMIC_sum,TCC_READ_sum,TCC_WRITEBACK_sum,TCC_WRITE_sum,TCP_TOTAL_ATOMIC_WITHOUT_RET_sum,TCP_TOTAL_ATOMIC_WITH_RET_sum,TCP_TOTAL_CACHE_ACCESSES_sum,TCP_TOTAL_WRITEBACK_INVALIDATES_sum,TD_COALESCABLE_WAVEFRONT_sum,Wave_Size_5,Correlation_ID_5,SQ_WAVES_LT_32,SQ_WAVES_LT_16,SQ_ITEMS,SQ_LDS_MEM_VIOLATIONS,SQ_LDS_ATOMIC_RETURN,SQ_LDS_IDX_ACTIVE,SQ_WAVES_RESTORED,SQ_WAVES_SAVED,SPI_RA_WVLIM_STALL_CSN,SPI_SWC_CSC_WR,TA_FLAT_ATOMIC_WAVEFRONTS_sum,TA_FLAT_WRITE_WAVEFRONTS_sum,TCC_ALL_TC_OP_INV_EVICT_sum,TCC_EA0_ATOMIC_sum,TCC_NORMAL_EVICT_sum,TCC_TOO_MANY_EA_WRREQS_STALL_sum,TCP_TCC_CC_READ_REQ_sum,TCP_TCC_CC_WRITE_REQ_sum,TCP_TCC_UC_ATOMIC_REQ_sum,TCP_TCC_UC_WRITE_REQ_sum,Wave_Size_6,Correlation_ID_6,XCC_Index_6,TCC_MISS[0],TCC_READ[0],TCC_REQ[0],TCC_RW_REQ[0],TCC_MISS[1],TCC_READ[1],TCC_REQ[1],TCC_RW_REQ[1],TCC_MISS[2],TCC_READ[2],TCC_REQ[2],TCC_RW_REQ[2],TCC_MISS[3],TCC_READ[3],TCC_REQ[3],TCC_RW_REQ[3],TCC_MISS[4],TCC_READ[4],TCC_REQ[4],TCC_RW_REQ[4],TCC_MISS[5],TCC_READ[5],TCC_REQ[5],TCC_RW_REQ[5],TCC_MISS[6],TCC_READ[6],TCC_REQ[6],TCC_RW_REQ[6],TCC_MISS[7],TCC_READ[7],TCC_REQ[7],TCC_RW_REQ[7],TCC_MISS[8],TCC_READ[8],TCC_REQ[8],TCC_RW_REQ[8],TCC_MISS[9],TCC_READ[9],TCC_REQ[9],TCC_RW_REQ[9],TCC_MISS[10],TCC_READ[10],TCC_REQ[10],TCC_RW_REQ[10],TCC_MISS[11],TCC_READ[11],TCC_REQ[11],TCC_RW_REQ[11],TCC_MISS[12],TCC_READ[12],TCC_REQ[12],TCC_RW_REQ[12],TCC_MISS[13],TCC_READ[13],TCC_REQ[13],TCC_RW_REQ[13],TCC_MISS[14],TCC_READ[14],TCC_REQ[14],TCC_RW_REQ[14],TCC_MISS[15],TCC_READ[15],TCC_REQ[15],TCC_RW_REQ[15],TCC_MISS[16],TCC_READ[16],TCC_REQ[16],TCC_RW_REQ[16],TCC_MISS[17],TCC_READ[17],TCC_REQ[17],TCC_RW_REQ[17],TCC_MISS[18],TCC_READ[18],TCC_REQ[18],TCC_RW_REQ[18],TCC_MISS[19],TCC_READ[19],TCC_REQ[19],TCC_RW_REQ[19],TCC_MISS[20],TCC_READ[20],TCC_REQ[20],TCC_RW_REQ[20],TCC_MISS[21],TCC_READ[21],TCC_REQ[21],TCC_RW_REQ[21],TCC_MISS[22],TCC_READ[22],TCC_REQ[22],TCC_RW_REQ[22],TCC_MISS[23],TCC_READ[23],TCC_REQ[23],TCC_RW_REQ[23],TCC_MISS[24],TCC_READ[24],TCC_REQ[24],TCC_RW_REQ[24],TCC_MISS[25],TCC_READ[25],TCC_REQ[25],TCC_RW_REQ[25],TCC_MISS[26],TCC_READ[26],TCC_REQ[26],TCC_RW_REQ[26],TCC_MISS[27],TCC_READ[27],TCC_REQ[27],TCC_RW_REQ[27],TCC_MISS[28],TCC_READ[28],TCC_REQ[28],TCC_RW_REQ[28],TCC_MISS[29],TCC_READ[29],TCC_REQ[29],TCC_RW_REQ[29],TCC_MISS[30],TCC_READ[30],TCC_REQ[30],TCC_RW_REQ[30],TCC_MISS[31],TCC_READ[31],TCC_REQ[31],TCC_RW_REQ[31],TCC_MISS[32],TCC_READ[32],TCC_REQ[32],TCC_RW_REQ[32],TCC_MISS[33],TCC_READ[33],TCC_REQ[33],TCC_RW_REQ[33],TCC_MISS[34],TCC_READ[34],TCC_REQ[34],TCC_RW_REQ[34],TCC_MISS[35],TCC_READ[35],TCC_REQ[35],TCC_RW_REQ[35],TCC_MISS[36],TCC_READ[36],TCC_REQ[36],TCC_RW_REQ[36],TCC_MISS[37],TCC_READ[37],TCC_REQ[37],TCC_RW_REQ[37],TCC_MISS[38],TCC_READ[38],TCC_REQ[38],TCC_RW_REQ[38],TCC_MISS[39],TCC_READ[39],TCC_REQ[39],TCC_RW_REQ[39],TCC_MISS[40],TCC_READ[40],TCC_REQ[40],TCC_RW_REQ[40],TCC_MISS[41],TCC_READ[41],TCC_REQ[41],TCC_RW_REQ[41],TCC_MISS[42],TCC_READ[42],TCC_REQ[42],TCC_RW_REQ[42],TCC_MISS[43],TCC_READ[43],TCC_REQ[43],TCC_RW_REQ[43],TCC_MISS[44],TCC_READ[44],TCC_REQ[44],TCC_RW_REQ[44],TCC_MISS[45],TCC_READ[45],TCC_REQ[45],TCC_RW_REQ[45],TCC_MISS[46],TCC_READ[46],TCC_REQ[46],TCC_RW_REQ[46],TCC_MISS[47],TCC_READ[47],TCC_REQ[47],TCC_RW_REQ[47],TCC_MISS[48],TCC_READ[48],TCC_REQ[48],TCC_RW_REQ[48],TCC_MISS[49],TCC_READ[49],TCC_REQ[49],TCC_RW_REQ[49],TCC_MISS[50],TCC_READ[50],TCC_REQ[50],TCC_RW_REQ[50],TCC_MISS[51],TCC_READ[51],TCC_REQ[51],TCC_RW_REQ[51],TCC_MISS[52],TCC_READ[52],TCC_REQ[52],TCC_RW_REQ[52],TCC_MISS[53],TCC_READ[53],TCC_REQ[53],TCC_RW_REQ[53],TCC_MISS[54],TCC_READ[54],TCC_REQ[54],TCC_RW_REQ[54],TCC_MISS[55],TCC_READ[55],TCC_REQ[55],TCC_RW_REQ[55],TCC_MISS[56],TCC_READ[56],TCC_REQ[56],TCC_RW_REQ[56],TCC_MISS[57],TCC_READ[57],TCC_REQ[57],TCC_RW_REQ[57],TCC_MISS[58],TCC_READ[58],TCC_REQ[58],TCC_RW_REQ[58],TCC_MISS[59],TCC_READ[59],TCC_REQ[59],TCC_RW_REQ[59],TCC_MISS[60],TCC_READ[60],TCC_REQ[60],TCC_RW_REQ[60],TCC_MISS[61],TCC_READ[61],TCC_REQ[61],TCC_RW_REQ[61],TCC_MISS[62],TCC_READ[62],TCC_REQ[62],TCC_RW_REQ[62],TCC_MISS[63],TCC_READ[63],TCC_REQ[63],TCC_RW_REQ[63],TCC_MISS[64],TCC_READ[64],TCC_REQ[64],TCC_RW_REQ[64],TCC_MISS[65],TCC_READ[65],TCC_REQ[65],TCC_RW_REQ[65],TCC_MISS[66],TCC_READ[66],TCC_REQ[66],TCC_RW_REQ[66],TCC_MISS[67],TCC_READ[67],TCC_REQ[67],TCC_RW_REQ[67],TCC_MISS[68],TCC_READ[68],TCC_REQ[68],TCC_RW_REQ[68],TCC_MISS[69],TCC_READ[69],TCC_REQ[69],TCC_RW_REQ[69],TCC_MISS[70],TCC_READ[70],TCC_REQ[70],TCC_RW_REQ[70],TCC_MISS[71],TCC_READ[71],TCC_REQ[71],TCC_RW_REQ[71],TCC_MISS[72],TCC_READ[72],TCC_REQ[72],TCC_RW_REQ[72],TCC_MISS[73],TCC_READ[73],TCC_REQ[73],TCC_RW_REQ[73],TCC_MISS[74],TCC_READ[74],TCC_REQ[74],TCC_RW_REQ[74],TCC_MISS[75],TCC_READ[75],TCC_REQ[75],TCC_RW_REQ[75],TCC_MISS[76],TCC_READ[76],TCC_REQ[76],TCC_RW_REQ[76],TCC_MISS[77],TCC_READ[77],TCC_REQ[77],TCC_RW_REQ[77],TCC_MISS[78],TCC_READ[78],TCC_REQ[78],TCC_RW_REQ[78],TCC_MISS[79],TCC_READ[79],TCC_REQ[79],TCC_RW_REQ[79],TCC_MISS[80],TCC_READ[80],TCC_REQ[80],TCC_RW_REQ[80],TCC_MISS[81],TCC_READ[81],TCC_REQ[81],TCC_RW_REQ[81],TCC_MISS[82],TCC_READ[82],TCC_REQ[82],TCC_RW_REQ[82],TCC_MISS[83],TCC_READ[83],TCC_REQ[83],TCC_RW_REQ[83],TCC_MISS[84],TCC_READ[84],TCC_REQ[84],TCC_RW_REQ[84],TCC_MISS[85],TCC_READ[85],TCC_REQ[85],TCC_RW_REQ[85],TCC_MISS[86],TCC_READ[86],TCC_REQ[86],TCC_RW_REQ[86],TCC_MISS[87],TCC_READ[87],TCC_REQ[87],TCC_RW_REQ[87],TCC_MISS[88],TCC_READ[88],TCC_REQ[88],TCC_RW_REQ[88],TCC_MISS[89],TCC_READ[89],TCC_REQ[89],TCC_RW_REQ[89],TCC_MISS[90],TCC_READ[90],TCC_REQ[90],TCC_RW_REQ[90],TCC_MISS[91],TCC_READ[91],TCC_REQ[91],TCC_RW_REQ[91],TCC_MISS[92],TCC_READ[92],TCC_REQ[92],TCC_RW_REQ[92],TCC_MISS[93],TCC_READ[93],TCC_REQ[93],TCC_RW_REQ[93],TCC_MISS[94],TCC_READ[94],TCC_REQ[94],TCC_RW_REQ[94],TCC_MISS[95],TCC_READ[95],TCC_REQ[95],TCC_RW_REQ[95],Wave_Size_7,Correlation_ID_7,SQ_INSTS_VALU_TRANS_F16,SQ_INSTS_VALU_ADD_F32,SQ_INSTS_VALU_MUL_F32,SQ_INSTS_VALU_FMA_F32,SQ_INSTS_VALU_TRANS_F32,SQ_INSTS_VALU_ADD_F64,SQ_INSTS_VALU_MUL_F64,SQ_INSTS_VALU_FMA_F64,SPI_RA_REQ_NO_ALLOC,SPI_RA_REQ_NO_ALLOC_CSN,CPC_CPC_STAT_STALL,CPC_UTCL1_STALL_ON_TRANSLATION,CPF_CPF_STAT_IDLE,CPF_CPF_TCIU_IDLE,TA_BUFFER_ATOMIC_WAVEFRONTS_sum,TA_BUFFER_TOTAL_CYCLES_sum,TCC_HIT_sum,TCC_MISS_sum,TCC_REQ_sum,TCC_STREAMING_REQ_sum,TCP_TOTAL_ACCESSES_sum,TCP_TOTAL_READ_sum,TCP_TOTAL_WRITE_sum,TCP_VOLATILE_sum,TD_ATOMIC_WAVEFRONT_sum,TD_STORE_WAVEFRONT_sum,Wave_Size_8,Correlation_ID_8,XCC_Index_8,TCC_ATOMIC[0],TCC_BUBBLE[0],TCC_CYCLE[0],TCC_EA0_ATOMIC[0],TCC_ATOMIC[1],TCC_BUBBLE[1],TCC_CYCLE[1],TCC_EA0_ATOMIC[1],TCC_ATOMIC[2],TCC_BUBBLE[2],TCC_CYCLE[2],TCC_EA0_ATOMIC[2],TCC_ATOMIC[3],TCC_BUBBLE[3],TCC_CYCLE[3],TCC_EA0_ATOMIC[3],TCC_ATOMIC[4],TCC_BUBBLE[4],TCC_CYCLE[4],TCC_EA0_ATOMIC[4],TCC_ATOMIC[5],TCC_BUBBLE[5],TCC_CYCLE[5],TCC_EA0_ATOMIC[5],TCC_ATOMIC[6],TCC_BUBBLE[6],TCC_CYCLE[6],TCC_EA0_ATOMIC[6],TCC_ATOMIC[7],TCC_BUBBLE[7],TCC_CYCLE[7],TCC_EA0_ATOMIC[7],TCC_ATOMIC[8],TCC_BUBBLE[8],TCC_CYCLE[8],TCC_EA0_ATOMIC[8],TCC_ATOMIC[9],TCC_BUBBLE[9],TCC_CYCLE[9],TCC_EA0_ATOMIC[9],TCC_ATOMIC[10],TCC_BUBBLE[10],TCC_CYCLE[10],TCC_EA0_ATOMIC[10],TCC_ATOMIC[11],TCC_BUBBLE[11],TCC_CYCLE[11],TCC_EA0_ATOMIC[11],TCC_ATOMIC[12],TCC_BUBBLE[12],TCC_CYCLE[12],TCC_EA0_ATOMIC[12],TCC_ATOMIC[13],TCC_BUBBLE[13],TCC_CYCLE[13],TCC_EA0_ATOMIC[13],TCC_ATOMIC[14],TCC_BUBBLE[14],TCC_CYCLE[14],TCC_EA0_ATOMIC[14],TCC_ATOMIC[15],TCC_BUBBLE[15],TCC_CYCLE[15],TCC_EA0_ATOMIC[15],TCC_ATOMIC[16],TCC_BUBBLE[16],TCC_CYCLE[16],TCC_EA0_ATOMIC[16],TCC_ATOMIC[17],TCC_BUBBLE[17],TCC_CYCLE[17],TCC_EA0_ATOMIC[17],TCC_ATOMIC[18],TCC_BUBBLE[18],TCC_CYCLE[18],TCC_EA0_ATOMIC[18],TCC_ATOMIC[19],TCC_BUBBLE[19],TCC_CYCLE[19],TCC_EA0_ATOMIC[19],TCC_ATOMIC[20],TCC_BUBBLE[20],TCC_CYCLE[20],TCC_EA0_ATOMIC[20],TCC_ATOMIC[21],TCC_BUBBLE[21],TCC_CYCLE[21],TCC_EA0_ATOMIC[21],TCC_ATOMIC[22],TCC_BUBBLE[22],TCC_CYCLE[22],TCC_EA0_ATOMIC[22],TCC_ATOMIC[23],TCC_BUBBLE[23],TCC_CYCLE[23],TCC_EA0_ATOMIC[23],TCC_ATOMIC[24],TCC_BUBBLE[24],TCC_CYCLE[24],TCC_EA0_ATOMIC[24],TCC_ATOMIC[25],TCC_BUBBLE[25],TCC_CYCLE[25],TCC_EA0_ATOMIC[25],TCC_ATOMIC[26],TCC_BUBBLE[26],TCC_CYCLE[26],TCC_EA0_ATOMIC[26],TCC_ATOMIC[27],TCC_BUBBLE[27],TCC_CYCLE[27],TCC_EA0_ATOMIC[27],TCC_ATOMIC[28],TCC_BUBBLE[28],TCC_CYCLE[28],TCC_EA0_ATOMIC[28],TCC_ATOMIC[29],TCC_BUBBLE[29],TCC_CYCLE[29],TCC_EA0_ATOMIC[29],TCC_ATOMIC[30],TCC_BUBBLE[30],TCC_CYCLE[30],TCC_EA0_ATOMIC[30],TCC_ATOMIC[31],TCC_BUBBLE[31],TCC_CYCLE[31],TCC_EA0_ATOMIC[31],TCC_ATOMIC[32],TCC_BUBBLE[32],TCC_CYCLE[32],TCC_EA0_ATOMIC[32],TCC_ATOMIC[33],TCC_BUBBLE[33],TCC_CYCLE[33],TCC_EA0_ATOMIC[33],TCC_ATOMIC[34],TCC_BUBBLE[34],TCC_CYCLE[34],TCC_EA0_ATOMIC[34],TCC_ATOMIC[35],TCC_BUBBLE[35],TCC_CYCLE[35],TCC_EA0_ATOMIC[35],TCC_ATOMIC[36],TCC_BUBBLE[36],TCC_CYCLE[36],TCC_EA0_ATOMIC[36],TCC_ATOMIC[37],TCC_BUBBLE[37],TCC_CYCLE[37],TCC_EA0_ATOMIC[37],TCC_ATOMIC[38],TCC_BUBBLE[38],TCC_CYCLE[38],TCC_EA0_ATOMIC[38],TCC_ATOMIC[39],TCC_BUBBLE[39],TCC_CYCLE[39],TCC_EA0_ATOMIC[39],TCC_ATOMIC[40],TCC_BUBBLE[40],TCC_CYCLE[40],TCC_EA0_ATOMIC[40],TCC_ATOMIC[41],TCC_BUBBLE[41],TCC_CYCLE[41],TCC_EA0_ATOMIC[41],TCC_ATOMIC[42],TCC_BUBBLE[42],TCC_CYCLE[42],TCC_EA0_ATOMIC[42],TCC_ATOMIC[43],TCC_BUBBLE[43],TCC_CYCLE[43],TCC_EA0_ATOMIC[43],TCC_ATOMIC[44],TCC_BUBBLE[44],TCC_CYCLE[44],TCC_EA0_ATOMIC[44],TCC_ATOMIC[45],TCC_BUBBLE[45],TCC_CYCLE[45],TCC_EA0_ATOMIC[45],TCC_ATOMIC[46],TCC_BUBBLE[46],TCC_CYCLE[46],TCC_EA0_ATOMIC[46],TCC_ATOMIC[47],TCC_BUBBLE[47],TCC_CYCLE[47],TCC_EA0_ATOMIC[47],TCC_ATOMIC[48],TCC_BUBBLE[48],TCC_CYCLE[48],TCC_EA0_ATOMIC[48],TCC_ATOMIC[49],TCC_BUBBLE[49],TCC_CYCLE[49],TCC_EA0_ATOMIC[49],TCC_ATOMIC[50],TCC_BUBBLE[50],TCC_CYCLE[50],TCC_EA0_ATOMIC[50],TCC_ATOMIC[51],TCC_BUBBLE[51],TCC_CYCLE[51],TCC_EA0_ATOMIC[51],TCC_ATOMIC[52],TCC_BUBBLE[52],TCC_CYCLE[52],TCC_EA0_ATOMIC[52],TCC_ATOMIC[53],TCC_BUBBLE[53],TCC_CYCLE[53],TCC_EA0_ATOMIC[53],TCC_ATOMIC[54],TCC_BUBBLE[54],TCC_CYCLE[54],TCC_EA0_ATOMIC[54],TCC_ATOMIC[55],TCC_BUBBLE[55],TCC_CYCLE[55],TCC_EA0_ATOMIC[55],TCC_ATOMIC[56],TCC_BUBBLE[56],TCC_CYCLE[56],TCC_EA0_ATOMIC[56],TCC_ATOMIC[57],TCC_BUBBLE[57],TCC_CYCLE[57],TCC_EA0_ATOMIC[57],TCC_ATOMIC[58],TCC_BUBBLE[58],TCC_CYCLE[58],TCC_EA0_ATOMIC[58],TCC_ATOMIC[59],TCC_BUBBLE[59],TCC_CYCLE[59],TCC_EA0_ATOMIC[59],TCC_ATOMIC[60],TCC_BUBBLE[60],TCC_CYCLE[60],TCC_EA0_ATOMIC[60],TCC_ATOMIC[61],TCC_BUBBLE[61],TCC_CYCLE[61],TCC_EA0_ATOMIC[61],TCC_ATOMIC[62],TCC_BUBBLE[62],TCC_CYCLE[62],TCC_EA0_ATOMIC[62],TCC_ATOMIC[63],TCC_BUBBLE[63],TCC_CYCLE[63],TCC_EA0_ATOMIC[63],TCC_ATOMIC[64],TCC_BUBBLE[64],TCC_CYCLE[64],TCC_EA0_ATOMIC[64],TCC_ATOMIC[65],TCC_BUBBLE[65],TCC_CYCLE[65],TCC_EA0_ATOMIC[65],TCC_ATOMIC[66],TCC_BUBBLE[66],TCC_CYCLE[66],TCC_EA0_ATOMIC[66],TCC_ATOMIC[67],TCC_BUBBLE[67],TCC_CYCLE[67],TCC_EA0_ATOMIC[67],TCC_ATOMIC[68],TCC_BUBBLE[68],TCC_CYCLE[68],TCC_EA0_ATOMIC[68],TCC_ATOMIC[69],TCC_BUBBLE[69],TCC_CYCLE[69],TCC_EA0_ATOMIC[69],TCC_ATOMIC[70],TCC_BUBBLE[70],TCC_CYCLE[70],TCC_EA0_ATOMIC[70],TCC_ATOMIC[71],TCC_BUBBLE[71],TCC_CYCLE[71],TCC_EA0_ATOMIC[71],TCC_ATOMIC[72],TCC_BUBBLE[72],TCC_CYCLE[72],TCC_EA0_ATOMIC[72],TCC_ATOMIC[73],TCC_BUBBLE[73],TCC_CYCLE[73],TCC_EA0_ATOMIC[73],TCC_ATOMIC[74],TCC_BUBBLE[74],TCC_CYCLE[74],TCC_EA0_ATOMIC[74],TCC_ATOMIC[75],TCC_BUBBLE[75],TCC_CYCLE[75],TCC_EA0_ATOMIC[75],TCC_ATOMIC[76],TCC_BUBBLE[76],TCC_CYCLE[76],TCC_EA0_ATOMIC[76],TCC_ATOMIC[77],TCC_BUBBLE[77],TCC_CYCLE[77],TCC_EA0_ATOMIC[77],TCC_ATOMIC[78],TCC_BUBBLE[78],TCC_CYCLE[78],TCC_EA0_ATOMIC[78],TCC_ATOMIC[79],TCC_BUBBLE[79],TCC_CYCLE[79],TCC_EA0_ATOMIC[79],TCC_ATOMIC[80],TCC_BUBBLE[80],TCC_CYCLE[80],TCC_EA0_ATOMIC[80],TCC_ATOMIC[81],TCC_BUBBLE[81],TCC_CYCLE[81],TCC_EA0_ATOMIC[81],TCC_ATOMIC[82],TCC_BUBBLE[82],TCC_CYCLE[82],TCC_EA0_ATOMIC[82],TCC_ATOMIC[83],TCC_BUBBLE[83],TCC_CYCLE[83],TCC_EA0_ATOMIC[83],TCC_ATOMIC[84],TCC_BUBBLE[84],TCC_CYCLE[84],TCC_EA0_ATOMIC[84],TCC_ATOMIC[85],TCC_BUBBLE[85],TCC_CYCLE[85],TCC_EA0_ATOMIC[85],TCC_ATOMIC[86],TCC_BUBBLE[86],TCC_CYCLE[86],TCC_EA0_ATOMIC[86],TCC_ATOMIC[87],TCC_BUBBLE[87],TCC_CYCLE[87],TCC_EA0_ATOMIC[87],TCC_ATOMIC[88],TCC_BUBBLE[88],TCC_CYCLE[88],TCC_EA0_ATOMIC[88],TCC_ATOMIC[89],TCC_BUBBLE[89],TCC_CYCLE[89],TCC_EA0_ATOMIC[89],TCC_ATOMIC[90],TCC_BUBBLE[90],TCC_CYCLE[90],TCC_EA0_ATOMIC[90],TCC_ATOMIC[91],TCC_BUBBLE[91],TCC_CYCLE[91],TCC_EA0_ATOMIC[91],TCC_ATOMIC[92],TCC_BUBBLE[92],TCC_CYCLE[92],TCC_EA0_ATOMIC[92],TCC_ATOMIC[93],TCC_BUBBLE[93],TCC_CYCLE[93],TCC_EA0_ATOMIC[93],TCC_ATOMIC[94],TCC_BUBBLE[94],TCC_CYCLE[94],TCC_EA0_ATOMIC[94],TCC_ATOMIC[95],TCC_BUBBLE[95],TCC_CYCLE[95],TCC_EA0_ATOMIC[95],Wave_Size_9,Correlation_ID_9,SQC_DCACHE_INPUT_VALID_READYB,SQC_DCACHE_ATOMIC,SQC_DCACHE_REQ_READ_8,SQC_DCACHE_REQ,SQC_DCACHE_HITS,SQC_DCACHE_MISSES,SQC_DCACHE_MISSES_DUPLICATE,SQC_DCACHE_REQ_READ_1,Wave_Size_10,Correlation_ID_10,SQC_TC_DATA_ATOMIC_REQ,SQC_TC_STALL,SQC_TC_REQ,SQC_DCACHE_REQ_READ_16,SQC_ICACHE_REQ,SQC_ICACHE_HITS,SQC_ICACHE_MISSES,SQC_ICACHE_MISSES_DUPLICATE,Wave_Size_11,Correlation_ID_11,SQ_INSTS_VALU_MFMA_MOPS_I8,SQ_INSTS_VALU_MFMA_MOPS_F16,SQ_INSTS_VALU_MFMA_MOPS_BF16,SQ_INSTS_VALU_MFMA_MOPS_F32,SQ_INSTS_VALU_MFMA_MOPS_F64,SQC_TC_INST_REQ,SQC_TC_DATA_READ_REQ,SQC_TC_DATA_WRITE_REQ,TCP_PENDING_STALL_CYCLES_sum,Wave_Size_12,Correlation_ID_12,SQ_INSTS_SMEM_NORM,SQ_INSTS_MFMA,SQ_INSTS_VALU_MFMA_I8,SQ_INSTS_VALU_MFMA_F16,SQ_INSTS_VALU_MFMA_BF16,SQ_INSTS_VALU_MFMA_F32,SQ_INSTS_VALU_MFMA_F64,SQ_VALU_MFMA_BUSY_CYCLES,SPI_VWC_CSC_WR,SPI_RA_BULKY_CU_FULL_CSN,TCC_EA0_ATOMIC_LEVEL_sum,TCC_EA0_RDREQ_LEVEL_sum,TCC_EA0_WRREQ_LEVEL_sum,TCC_EA0_WRREQ_STALL_sum,TCP_TCC_CC_ATOMIC_REQ_sum,TCP_TCC_RW_ATOMIC_REQ_sum,TCP_TCC_RW_READ_REQ_sum,TCP_TCC_RW_WRITE_REQ_sum,Wave_Size_13,Correlation_ID_13,SQC_DCACHE_REQ_READ_2,SQC_DCACHE_REQ_READ_4,Wave_Size_14,Correlation_ID_14,SQ_ACTIVE_INST_SCA,SQ_ACTIVE_INST_EXP_GDS,SQ_ACTIVE_INST_MISC,SQ_ACTIVE_INST_FLAT,SQ_INST_CYCLES_VMEM_WR,SQ_INST_CYCLES_VMEM_RD,SQ_INST_CYCLES_SMEM,SQ_INST_CYCLES_SALU,SPI_RA_SGPR_SIMD_FULL_CSN,SPI_RA_LDS_CU_FULL_CSN,CPC_ME1_DC0_SPI_BUSY,TA_ADDR_STALLED_BY_TD_CYCLES_sum,TA_DATA_STALLED_BY_TC_CYCLES_sum,TCC_BUBBLE_sum,TCC_EA0_RDREQ_32B_sum,TCC_EA0_RDREQ_sum,TCC_EA0_RD_UNCACHED_32B_sum,TCP_TCC_ATOMIC_WITHOUT_RET_REQ_sum,TCP_TCC_ATOMIC_WITH_RET_REQ_sum,TCP_TCC_READ_REQ_sum,TCP_TCC_WRITE_REQ_sum,Wave_Size_15,Correlation_ID_15,XCC_Index_15,TCC_EA0_ATOMIC_LEVEL[0],TCC_EA0_RDREQ[0],TCC_EA0_RDREQ_32B[0],TCC_EA0_RDREQ_LEVEL[0],TCC_EA0_ATOMIC_LEVEL[1],TCC_EA0_RDREQ[1],TCC_EA0_RDREQ_32B[1],TCC_EA0_RDREQ_LEVEL[1],TCC_EA0_ATOMIC_LEVEL[2],TCC_EA0_RDREQ[2],TCC_EA0_RDREQ_32B[2],TCC_EA0_RDREQ_LEVEL[2],TCC_EA0_ATOMIC_LEVEL[3],TCC_EA0_RDREQ[3],TCC_EA0_RDREQ_32B[3],TCC_EA0_RDREQ_LEVEL[3],TCC_EA0_ATOMIC_LEVEL[4],TCC_EA0_RDREQ[4],TCC_EA0_RDREQ_32B[4],TCC_EA0_RDREQ_LEVEL[4],TCC_EA0_ATOMIC_LEVEL[5],TCC_EA0_RDREQ[5],TCC_EA0_RDREQ_32B[5],TCC_EA0_RDREQ_LEVEL[5],TCC_EA0_ATOMIC_LEVEL[6],TCC_EA0_RDREQ[6],TCC_EA0_RDREQ_32B[6],TCC_EA0_RDREQ_LEVEL[6],TCC_EA0_ATOMIC_LEVEL[7],TCC_EA0_RDREQ[7],TCC_EA0_RDREQ_32B[7],TCC_EA0_RDREQ_LEVEL[7],TCC_EA0_ATOMIC_LEVEL[8],TCC_EA0_RDREQ[8],TCC_EA0_RDREQ_32B[8],TCC_EA0_RDREQ_LEVEL[8],TCC_EA0_ATOMIC_LEVEL[9],TCC_EA0_RDREQ[9],TCC_EA0_RDREQ_32B[9],TCC_EA0_RDREQ_LEVEL[9],TCC_EA0_ATOMIC_LEVEL[10],TCC_EA0_RDREQ[10],TCC_EA0_RDREQ_32B[10],TCC_EA0_RDREQ_LEVEL[10],TCC_EA0_ATOMIC_LEVEL[11],TCC_EA0_RDREQ[11],TCC_EA0_RDREQ_32B[11],TCC_EA0_RDREQ_LEVEL[11],TCC_EA0_ATOMIC_LEVEL[12],TCC_EA0_RDREQ[12],TCC_EA0_RDREQ_32B[12],TCC_EA0_RDREQ_LEVEL[12],TCC_EA0_ATOMIC_LEVEL[13],TCC_EA0_RDREQ[13],TCC_EA0_RDREQ_32B[13],TCC_EA0_RDREQ_LEVEL[13],TCC_EA0_ATOMIC_LEVEL[14],TCC_EA0_RDREQ[14],TCC_EA0_RDREQ_32B[14],TCC_EA0_RDREQ_LEVEL[14],TCC_EA0_ATOMIC_LEVEL[15],TCC_EA0_RDREQ[15],TCC_EA0_RDREQ_32B[15],TCC_EA0_RDREQ_LEVEL[15],TCC_EA0_ATOMIC_LEVEL[16],TCC_EA0_RDREQ[16],TCC_EA0_RDREQ_32B[16],TCC_EA0_RDREQ_LEVEL[16],TCC_EA0_ATOMIC_LEVEL[17],TCC_EA0_RDREQ[17],TCC_EA0_RDREQ_32B[17],TCC_EA0_RDREQ_LEVEL[17],TCC_EA0_ATOMIC_LEVEL[18],TCC_EA0_RDREQ[18],TCC_EA0_RDREQ_32B[18],TCC_EA0_RDREQ_LEVEL[18],TCC_EA0_ATOMIC_LEVEL[19],TCC_EA0_RDREQ[19],TCC_EA0_RDREQ_32B[19],TCC_EA0_RDREQ_LEVEL[19],TCC_EA0_ATOMIC_LEVEL[20],TCC_EA0_RDREQ[20],TCC_EA0_RDREQ_32B[20],TCC_EA0_RDREQ_LEVEL[20],TCC_EA0_ATOMIC_LEVEL[21],TCC_EA0_RDREQ[21],TCC_EA0_RDREQ_32B[21],TCC_EA0_RDREQ_LEVEL[21],TCC_EA0_ATOMIC_LEVEL[22],TCC_EA0_RDREQ[22],TCC_EA0_RDREQ_32B[22],TCC_EA0_RDREQ_LEVEL[22],TCC_EA0_ATOMIC_LEVEL[23],TCC_EA0_RDREQ[23],TCC_EA0_RDREQ_32B[23],TCC_EA0_RDREQ_LEVEL[23],TCC_EA0_ATOMIC_LEVEL[24],TCC_EA0_RDREQ[24],TCC_EA0_RDREQ_32B[24],TCC_EA0_RDREQ_LEVEL[24],TCC_EA0_ATOMIC_LEVEL[25],TCC_EA0_RDREQ[25],TCC_EA0_RDREQ_32B[25],TCC_EA0_RDREQ_LEVEL[25],TCC_EA0_ATOMIC_LEVEL[26],TCC_EA0_RDREQ[26],TCC_EA0_RDREQ_32B[26],TCC_EA0_RDREQ_LEVEL[26],TCC_EA0_ATOMIC_LEVEL[27],TCC_EA0_RDREQ[27],TCC_EA0_RDREQ_32B[27],TCC_EA0_RDREQ_LEVEL[27],TCC_EA0_ATOMIC_LEVEL[28],TCC_EA0_RDREQ[28],TCC_EA0_RDREQ_32B[28],TCC_EA0_RDREQ_LEVEL[28],TCC_EA0_ATOMIC_LEVEL[29],TCC_EA0_RDREQ[29],TCC_EA0_RDREQ_32B[29],TCC_EA0_RDREQ_LEVEL[29],TCC_EA0_ATOMIC_LEVEL[30],TCC_EA0_RDREQ[30],TCC_EA0_RDREQ_32B[30],TCC_EA0_RDREQ_LEVEL[30],TCC_EA0_ATOMIC_LEVEL[31],TCC_EA0_RDREQ[31],TCC_EA0_RDREQ_32B[31],TCC_EA0_RDREQ_LEVEL[31],TCC_EA0_ATOMIC_LEVEL[32],TCC_EA0_RDREQ[32],TCC_EA0_RDREQ_32B[32],TCC_EA0_RDREQ_LEVEL[32],TCC_EA0_ATOMIC_LEVEL[33],TCC_EA0_RDREQ[33],TCC_EA0_RDREQ_32B[33],TCC_EA0_RDREQ_LEVEL[33],TCC_EA0_ATOMIC_LEVEL[34],TCC_EA0_RDREQ[34],TCC_EA0_RDREQ_32B[34],TCC_EA0_RDREQ_LEVEL[34],TCC_EA0_ATOMIC_LEVEL[35],TCC_EA0_RDREQ[35],TCC_EA0_RDREQ_32B[35],TCC_EA0_RDREQ_LEVEL[35],TCC_EA0_ATOMIC_LEVEL[36],TCC_EA0_RDREQ[36],TCC_EA0_RDREQ_32B[36],TCC_EA0_RDREQ_LEVEL[36],TCC_EA0_ATOMIC_LEVEL[37],TCC_EA0_RDREQ[37],TCC_EA0_RDREQ_32B[37],TCC_EA0_RDREQ_LEVEL[37],TCC_EA0_ATOMIC_LEVEL[38],TCC_EA0_RDREQ[38],TCC_EA0_RDREQ_32B[38],TCC_EA0_RDREQ_LEVEL[38],TCC_EA0_ATOMIC_LEVEL[39],TCC_EA0_RDREQ[39],TCC_EA0_RDREQ_32B[39],TCC_EA0_RDREQ_LEVEL[39],TCC_EA0_ATOMIC_LEVEL[40],TCC_EA0_RDREQ[40],TCC_EA0_RDREQ_32B[40],TCC_EA0_RDREQ_LEVEL[40],TCC_EA0_ATOMIC_LEVEL[41],TCC_EA0_RDREQ[41],TCC_EA0_RDREQ_32B[41],TCC_EA0_RDREQ_LEVEL[41],TCC_EA0_ATOMIC_LEVEL[42],TCC_EA0_RDREQ[42],TCC_EA0_RDREQ_32B[42],TCC_EA0_RDREQ_LEVEL[42],TCC_EA0_ATOMIC_LEVEL[43],TCC_EA0_RDREQ[43],TCC_EA0_RDREQ_32B[43],TCC_EA0_RDREQ_LEVEL[43],TCC_EA0_ATOMIC_LEVEL[44],TCC_EA0_RDREQ[44],TCC_EA0_RDREQ_32B[44],TCC_EA0_RDREQ_LEVEL[44],TCC_EA0_ATOMIC_LEVEL[45],TCC_EA0_RDREQ[45],TCC_EA0_RDREQ_32B[45],TCC_EA0_RDREQ_LEVEL[45],TCC_EA0_ATOMIC_LEVEL[46],TCC_EA0_RDREQ[46],TCC_EA0_RDREQ_32B[46],TCC_EA0_RDREQ_LEVEL[46],TCC_EA0_ATOMIC_LEVEL[47],TCC_EA0_RDREQ[47],TCC_EA0_RDREQ_32B[47],TCC_EA0_RDREQ_LEVEL[47],TCC_EA0_ATOMIC_LEVEL[48],TCC_EA0_RDREQ[48],TCC_EA0_RDREQ_32B[48],TCC_EA0_RDREQ_LEVEL[48],TCC_EA0_ATOMIC_LEVEL[49],TCC_EA0_RDREQ[49],TCC_EA0_RDREQ_32B[49],TCC_EA0_RDREQ_LEVEL[49],TCC_EA0_ATOMIC_LEVEL[50],TCC_EA0_RDREQ[50],TCC_EA0_RDREQ_32B[50],TCC_EA0_RDREQ_LEVEL[50],TCC_EA0_ATOMIC_LEVEL[51],TCC_EA0_RDREQ[51],TCC_EA0_RDREQ_32B[51],TCC_EA0_RDREQ_LEVEL[51],TCC_EA0_ATOMIC_LEVEL[52],TCC_EA0_RDREQ[52],TCC_EA0_RDREQ_32B[52],TCC_EA0_RDREQ_LEVEL[52],TCC_EA0_ATOMIC_LEVEL[53],TCC_EA0_RDREQ[53],TCC_EA0_RDREQ_32B[53],TCC_EA0_RDREQ_LEVEL[53],TCC_EA0_ATOMIC_LEVEL[54],TCC_EA0_RDREQ[54],TCC_EA0_RDREQ_32B[54],TCC_EA0_RDREQ_LEVEL[54],TCC_EA0_ATOMIC_LEVEL[55],TCC_EA0_RDREQ[55],TCC_EA0_RDREQ_32B[55],TCC_EA0_RDREQ_LEVEL[55],TCC_EA0_ATOMIC_LEVEL[56],TCC_EA0_RDREQ[56],TCC_EA0_RDREQ_32B[56],TCC_EA0_RDREQ_LEVEL[56],TCC_EA0_ATOMIC_LEVEL[57],TCC_EA0_RDREQ[57],TCC_EA0_RDREQ_32B[57],TCC_EA0_RDREQ_LEVEL[57],TCC_EA0_ATOMIC_LEVEL[58],TCC_EA0_RDREQ[58],TCC_EA0_RDREQ_32B[58],TCC_EA0_RDREQ_LEVEL[58],TCC_EA0_ATOMIC_LEVEL[59],TCC_EA0_RDREQ[59],TCC_EA0_RDREQ_32B[59],TCC_EA0_RDREQ_LEVEL[59],TCC_EA0_ATOMIC_LEVEL[60],TCC_EA0_RDREQ[60],TCC_EA0_RDREQ_32B[60],TCC_EA0_RDREQ_LEVEL[60],TCC_EA0_ATOMIC_LEVEL[61],TCC_EA0_RDREQ[61],TCC_EA0_RDREQ_32B[61],TCC_EA0_RDREQ_LEVEL[61],TCC_EA0_ATOMIC_LEVEL[62],TCC_EA0_RDREQ[62],TCC_EA0_RDREQ_32B[62],TCC_EA0_RDREQ_LEVEL[62],TCC_EA0_ATOMIC_LEVEL[63],TCC_EA0_RDREQ[63],TCC_EA0_RDREQ_32B[63],TCC_EA0_RDREQ_LEVEL[63],TCC_EA0_ATOMIC_LEVEL[64],TCC_EA0_RDREQ[64],TCC_EA0_RDREQ_32B[64],TCC_EA0_RDREQ_LEVEL[64],TCC_EA0_ATOMIC_LEVEL[65],TCC_EA0_RDREQ[65],TCC_EA0_RDREQ_32B[65],TCC_EA0_RDREQ_LEVEL[65],TCC_EA0_ATOMIC_LEVEL[66],TCC_EA0_RDREQ[66],TCC_EA0_RDREQ_32B[66],TCC_EA0_RDREQ_LEVEL[66],TCC_EA0_ATOMIC_LEVEL[67],TCC_EA0_RDREQ[67],TCC_EA0_RDREQ_32B[67],TCC_EA0_RDREQ_LEVEL[67],TCC_EA0_ATOMIC_LEVEL[68],TCC_EA0_RDREQ[68],TCC_EA0_RDREQ_32B[68],TCC_EA0_RDREQ_LEVEL[68],TCC_EA0_ATOMIC_LEVEL[69],TCC_EA0_RDREQ[69],TCC_EA0_RDREQ_32B[69],TCC_EA0_RDREQ_LEVEL[69],TCC_EA0_ATOMIC_LEVEL[70],TCC_EA0_RDREQ[70],TCC_EA0_RDREQ_32B[70],TCC_EA0_RDREQ_LEVEL[70],TCC_EA0_ATOMIC_LEVEL[71],TCC_EA0_RDREQ[71],TCC_EA0_RDREQ_32B[71],TCC_EA0_RDREQ_LEVEL[71],TCC_EA0_ATOMIC_LEVEL[72],TCC_EA0_RDREQ[72],TCC_EA0_RDREQ_32B[72],TCC_EA0_RDREQ_LEVEL[72],TCC_EA0_ATOMIC_LEVEL[73],TCC_EA0_RDREQ[73],TCC_EA0_RDREQ_32B[73],TCC_EA0_RDREQ_LEVEL[73],TCC_EA0_ATOMIC_LEVEL[74],TCC_EA0_RDREQ[74],TCC_EA0_RDREQ_32B[74],TCC_EA0_RDREQ_LEVEL[74],TCC_EA0_ATOMIC_LEVEL[75],TCC_EA0_RDREQ[75],TCC_EA0_RDREQ_32B[75],TCC_EA0_RDREQ_LEVEL[75],TCC_EA0_ATOMIC_LEVEL[76],TCC_EA0_RDREQ[76],TCC_EA0_RDREQ_32B[76],TCC_EA0_RDREQ_LEVEL[76],TCC_EA0_ATOMIC_LEVEL[77],TCC_EA0_RDREQ[77],TCC_EA0_RDREQ_32B[77],TCC_EA0_RDREQ_LEVEL[77],TCC_EA0_ATOMIC_LEVEL[78],TCC_EA0_RDREQ[78],TCC_EA0_RDREQ_32B[78],TCC_EA0_RDREQ_LEVEL[78],TCC_EA0_ATOMIC_LEVEL[79],TCC_EA0_RDREQ[79],TCC_EA0_RDREQ_32B[79],TCC_EA0_RDREQ_LEVEL[79],TCC_EA0_ATOMIC_LEVEL[80],TCC_EA0_RDREQ[80],TCC_EA0_RDREQ_32B[80],TCC_EA0_RDREQ_LEVEL[80],TCC_EA0_ATOMIC_LEVEL[81],TCC_EA0_RDREQ[81],TCC_EA0_RDREQ_32B[81],TCC_EA0_RDREQ_LEVEL[81],TCC_EA0_ATOMIC_LEVEL[82],TCC_EA0_RDREQ[82],TCC_EA0_RDREQ_32B[82],TCC_EA0_RDREQ_LEVEL[82],TCC_EA0_ATOMIC_LEVEL[83],TCC_EA0_RDREQ[83],TCC_EA0_RDREQ_32B[83],TCC_EA0_RDREQ_LEVEL[83],TCC_EA0_ATOMIC_LEVEL[84],TCC_EA0_RDREQ[84],TCC_EA0_RDREQ_32B[84],TCC_EA0_RDREQ_LEVEL[84],TCC_EA0_ATOMIC_LEVEL[85],TCC_EA0_RDREQ[85],TCC_EA0_RDREQ_32B[85],TCC_EA0_RDREQ_LEVEL[85],TCC_EA0_ATOMIC_LEVEL[86],TCC_EA0_RDREQ[86],TCC_EA0_RDREQ_32B[86],TCC_EA0_RDREQ_LEVEL[86],TCC_EA0_ATOMIC_LEVEL[87],TCC_EA0_RDREQ[87],TCC_EA0_RDREQ_32B[87],TCC_EA0_RDREQ_LEVEL[87],TCC_EA0_ATOMIC_LEVEL[88],TCC_EA0_RDREQ[88],TCC_EA0_RDREQ_32B[88],TCC_EA0_RDREQ_LEVEL[88],TCC_EA0_ATOMIC_LEVEL[89],TCC_EA0_RDREQ[89],TCC_EA0_RDREQ_32B[89],TCC_EA0_RDREQ_LEVEL[89],TCC_EA0_ATOMIC_LEVEL[90],TCC_EA0_RDREQ[90],TCC_EA0_RDREQ_32B[90],TCC_EA0_RDREQ_LEVEL[90],TCC_EA0_ATOMIC_LEVEL[91],TCC_EA0_RDREQ[91],TCC_EA0_RDREQ_32B[91],TCC_EA0_RDREQ_LEVEL[91],TCC_EA0_ATOMIC_LEVEL[92],TCC_EA0_RDREQ[92],TCC_EA0_RDREQ_32B[92],TCC_EA0_RDREQ_LEVEL[92],TCC_EA0_ATOMIC_LEVEL[93],TCC_EA0_RDREQ[93],TCC_EA0_RDREQ_32B[93],TCC_EA0_RDREQ_LEVEL[93],TCC_EA0_ATOMIC_LEVEL[94],TCC_EA0_RDREQ[94],TCC_EA0_RDREQ_32B[94],TCC_EA0_RDREQ_LEVEL[94],TCC_EA0_ATOMIC_LEVEL[95],TCC_EA0_RDREQ[95],TCC_EA0_RDREQ_32B[95],TCC_EA0_RDREQ_LEVEL[95],Wave_Size_16,Correlation_ID_16,SQ_INSTS_VMEM,SQ_INSTS_SALU,SQ_INSTS_VSKIPPED,SQ_INSTS,SQ_INSTS_VALU,SQ_INSTS_VALU_ADD_F16,SQ_INSTS_VALU_MUL_F16,SQ_INSTS_VALU_FMA_F16,GRBM_SPI_BUSY,SPI_CSN_NUM_THREADGROUPS,SPI_CSN_WAVE,CPC_CPC_TCIU_BUSY,CPC_CPC_TCIU_IDLE,CPF_CPF_TCIU_BUSY,CPF_CPF_TCIU_STALL,TA_BUFFER_READ_WAVEFRONTS_sum,TA_BUFFER_WRITE_WAVEFRONTS_sum,TCC_CC_REQ_sum,TCC_NC_REQ_sum,TCC_RW_REQ_sum,TCC_UC_REQ_sum,TCP_ATOMIC_TAGCONFLICT_STALL_CYCLES_sum,TCP_READ_TAGCONFLICT_STALL_CYCLES_sum,TCP_TA_TCP_STATE_READ_sum,TCP_WRITE_TAGCONFLICT_STALL_CYCLES_sum,TD_LOAD_WAVEFRONT_sum,TD_SPI_STALL_sum,Wave_Size_17,Correlation_ID_17,SQ_CYCLES,SQ_BUSY_CYCLES,SQ_BUSY_CU_CYCLES,SQ_WAVES,SQ_WAVE_CYCLES,SQ_INSTS_VALU_CVT,SQ_INSTS_VMEM_WR,SQ_INSTS_VMEM_RD,GRBM_COUNT,GRBM_GUI_ACTIVE,SPI_CSN_WINDOW_VALID,SPI_CSN_BUSY,CPC_CPC_STAT_BUSY,CPC_CPC_STAT_IDLE,CPF_CPF_STAT_BUSY,CPF_CPF_STAT_STALL,TA_BUFFER_WAVEFRONTS_sum,TA_TA_BUSY_sum,TCC_BUSY_sum,TCC_CYCLE_sum,TCC_PROBE_ALL_sum,TCC_PROBE_sum,TCP_GATE_EN1_sum,TCP_GATE_EN2_sum,TCP_TCR_TCP_STALL_CYCLES_sum,TCP_TD_TCP_STALL_CYCLES_sum,TD_TC_STALL_sum,TD_TD_BUSY_sum,Start_Timestamp,End_Timestamp +0,11995,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",0,16384.0,16384.0,11824840.0,823177.0,278528.0,0.0,0.0,98304.0,347497.0,0.0,0.0,443208.0,114369.0,32768.0,131072.0,131072.0,131072.0,0.0,0.0,524288.0,452708.0,1820.0,64,0,0,1360.0,1360.0,556952.0,680.0,1360.0,1360.0,566488.0,680.0,1360.0,1360.0,568549.0,680.0,1360.0,1360.0,573041.0,680.0,1360.0,1360.0,561814.0,680.0,1360.0,1360.0,567061.0,680.0,1360.0,1360.0,574536.0,680.0,1360.0,1360.0,570425.0,738.0,1368.0,1368.0,548422.0,684.0,1368.0,1368.0,556019.0,684.0,1368.0,1368.0,566154.0,684.0,1368.0,1368.0,568870.0,703.0,1368.0,1368.0,558192.0,684.0,1368.0,1368.0,565321.0,684.0,1368.0,1368.0,579473.0,684.0,1368.0,1368.0,577458.0,684.0,1360.0,1360.0,551043.0,680.0,1360.0,1360.0,557839.0,680.0,1360.0,1360.0,566019.0,680.0,1360.0,1360.0,566210.0,699.0,1360.0,1360.0,558870.0,680.0,1360.0,1360.0,563880.0,680.0,1360.0,1360.0,576261.0,680.0,1360.0,1360.0,571927.0,680.0,1368.0,1368.0,550938.0,684.0,1368.0,1368.0,561496.0,684.0,1368.0,1368.0,561781.0,684.0,1368.0,1368.0,565303.0,684.0,1368.0,1368.0,557352.0,684.0,1368.0,1368.0,561957.0,684.0,1368.0,1368.0,571133.0,684.0,1368.0,1368.0,565023.0,742.0,1364.0,1364.0,533435.0,682.0,1364.0,1364.0,539359.0,682.0,1364.0,1364.0,547937.0,682.0,1364.0,1364.0,547083.0,701.0,1364.0,1364.0,540317.0,682.0,1364.0,1364.0,543391.0,682.0,1364.0,1364.0,554244.0,682.0,1364.0,1364.0,550362.0,682.0,1368.0,1368.0,535923.0,684.0,1368.0,1368.0,547831.0,684.0,1368.0,1368.0,557598.0,684.0,1368.0,1368.0,564674.0,684.0,1368.0,1368.0,544182.0,684.0,1368.0,1368.0,548139.0,684.0,1368.0,1368.0,557353.0,684.0,1368.0,1368.0,565284.0,742.0,1364.0,1364.0,532807.0,682.0,1364.0,1364.0,544188.0,682.0,1364.0,1364.0,540243.0,682.0,1364.0,1364.0,547213.0,682.0,1364.0,1364.0,543903.0,682.0,1364.0,1364.0,547957.0,682.0,1364.0,1364.0,551382.0,682.0,1364.0,1364.0,546760.0,740.0,1368.0,1368.0,527629.0,684.0,1368.0,1368.0,533714.0,684.0,1368.0,1368.0,543952.0,684.0,1368.0,1368.0,545669.0,703.0,1368.0,1368.0,541600.0,684.0,1368.0,1368.0,542647.0,684.0,1368.0,1368.0,554380.0,684.0,1368.0,1368.0,550594.0,684.0,1364.0,1364.0,544902.0,682.0,1364.0,1364.0,554762.0,682.0,1364.0,1364.0,554792.0,682.0,1364.0,1364.0,561290.0,701.0,1364.0,1364.0,548092.0,682.0,1364.0,1364.0,552335.0,682.0,1364.0,1364.0,560215.0,682.0,1364.0,1364.0,556568.0,682.0,1368.0,1368.0,539715.0,684.0,1368.0,1368.0,546001.0,684.0,1368.0,1368.0,556919.0,684.0,1368.0,1368.0,553720.0,684.0,1368.0,1368.0,547021.0,684.0,1368.0,1368.0,551716.0,684.0,1368.0,1368.0,564642.0,684.0,1368.0,1368.0,559099.0,742.0,1364.0,1364.0,541700.0,682.0,1364.0,1364.0,548235.0,682.0,1364.0,1364.0,559090.0,682.0,1364.0,1364.0,553976.0,682.0,1364.0,1364.0,554773.0,682.0,1364.0,1364.0,554251.0,682.0,1364.0,1364.0,567477.0,682.0,1364.0,1364.0,564180.0,740.0,1368.0,1368.0,538926.0,684.0,1368.0,1368.0,549141.0,684.0,1368.0,1368.0,545582.0,684.0,1368.0,1368.0,553155.0,703.0,1368.0,1368.0,544140.0,684.0,1368.0,1368.0,549359.0,684.0,1368.0,1368.0,553065.0,684.0,1368.0,1368.0,550423.0,684.0,64,0,6291456.0,65536.0,0.0,0.0,0.0,16384.0,0.0,0.0,0.0,0.0,16384.0,32768.0,49354.0,65579.0,16182.0,47176.0,0.0,0.0,0.0,0.0,64,0,0,869.0,0.0,1368.0,873.0,0.0,1368.0,933.0,0.0,1368.0,933.0,0.0,1368.0,1161.0,0.0,1368.0,1164.0,0.0,1368.0,1270.0,0.0,1368.0,1180.0,0.0,1368.0,1145.0,0.0,1364.0,1194.0,0.0,1364.0,1192.0,0.0,1364.0,786.0,0.0,1364.0,1207.0,0.0,1364.0,1036.0,0.0,1364.0,1228.0,0.0,1364.0,791.0,0.0,1364.0,1183.0,0.0,1368.0,1233.0,0.0,1368.0,1232.0,0.0,1368.0,935.0,0.0,1368.0,1227.0,0.0,1368.0,1143.0,0.0,1368.0,1291.0,0.0,1368.0,954.0,0.0,1368.0,796.0,0.0,1364.0,804.0,0.0,1364.0,810.0,0.0,1364.0,836.0,0.0,1364.0,1204.0,0.0,1364.0,1273.0,0.0,1364.0,1224.0,0.0,1364.0,1152.0,0.0,1364.0,1104.0,0.0,1368.0,1172.0,0.0,1368.0,1158.0,0.0,1368.0,760.0,0.0,1368.0,1253.0,0.0,1368.0,1013.0,0.0,1368.0,1212.0,0.0,1368.0,782.0,0.0,1368.0,880.0,0.0,1360.0,890.0,0.0,1360.0,831.0,0.0,1360.0,887.0,0.0,1360.0,1245.0,0.0,1360.0,1179.0,0.0,1360.0,1238.0,0.0,1360.0,1171.0,0.0,1360.0,765.0,0.0,1368.0,769.0,0.0,1368.0,760.0,0.0,1368.0,762.0,0.0,1368.0,1172.0,0.0,1368.0,1101.0,0.0,1368.0,1298.0,0.0,1368.0,1102.0,0.0,1368.0,1187.0,0.0,1360.0,1316.0,0.0,1360.0,1262.0,0.0,1360.0,840.0,0.0,1360.0,1253.0,0.0,1360.0,1055.0,0.0,1360.0,1251.0,0.0,1360.0,851.0,0.0,1360.0,1124.0,0.0,1364.0,1217.0,0.0,1364.0,1124.0,0.0,1364.0,892.0,0.0,1364.0,1189.0,0.0,1364.0,966.0,0.0,1364.0,1303.0,0.0,1364.0,887.0,0.0,1364.0,845.0,0.0,1368.0,856.0,0.0,1368.0,955.0,0.0,1368.0,976.0,0.0,1368.0,1373.0,0.0,1368.0,1389.0,0.0,1368.0,1272.0,0.0,1368.0,1177.0,0.0,1368.0,790.0,0.0,1364.0,790.0,0.0,1364.0,793.0,0.0,1364.0,795.0,0.0,1364.0,1212.0,0.0,1364.0,1135.0,0.0,1364.0,1210.0,0.0,1364.0,1124.0,0.0,1364.0,1175.0,0.0,1368.0,1255.0,0.0,1368.0,1176.0,0.0,1368.0,880.0,0.0,1368.0,1263.0,0.0,1368.0,1076.0,0.0,1368.0,1253.0,0.0,1368.0,878.0,0.0,1368.0,64,0,0.0,49152.0,32768.0,65536.0,32768.0,0.0,0.0,0.0,11126.0,0.0,510.0,597828.0,78.0,0.0,0.0,0.0,66034.0,65536.0,131072.0,0.0,0.0,524288.0,228.0,0.0,64,0,0.0,0.0,1048576.0,0.0,0.0,0.0,0.0,0.0,0.0,32768.0,0.0,16384.0,0.0,0.0,1249.0,0.0,0.0,0.0,0.0,0.0,64,0,0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1367.0,685.0,2049.0,2046.0,1365.0,702.0,2066.0,2066.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1366.0,742.0,2106.0,2106.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1371.0,687.0,2055.0,2052.0,1369.0,704.0,2072.0,2072.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1370.0,744.0,2112.0,2112.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1371.0,687.0,2055.0,2052.0,1369.0,704.0,2072.0,2072.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1370.0,744.0,2112.0,2112.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1368.0,686.0,2050.0,2046.0,1365.0,702.0,2066.0,2066.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1366.0,742.0,2106.0,2106.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1367.0,685.0,2049.0,2046.0,1365.0,702.0,2066.0,2066.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1366.0,742.0,2106.0,2106.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1367.0,685.0,2049.0,2046.0,1365.0,702.0,2066.0,2066.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1366.0,742.0,2106.0,2106.0,64,0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,17470.0,19749.0,348283.0,522.0,0.0,198919.0,0.0,0.0,65998.0,131159.0,197157.0,0.0,2097152.0,1048576.0,1048576.0,2097152.0,0.0,16384.0,64,0,0,0.0,682.0,30467.0,0.0,0.0,682.0,30467.0,0.0,0.0,682.0,30467.0,0.0,0.0,682.0,30467.0,0.0,0.0,682.0,30467.0,0.0,0.0,682.0,30467.0,0.0,0.0,682.0,30467.0,0.0,0.0,682.0,30467.0,0.0,0.0,684.0,30467.0,0.0,0.0,684.0,30467.0,0.0,0.0,684.0,30467.0,0.0,0.0,684.0,30467.0,0.0,0.0,684.0,30467.0,0.0,0.0,684.0,30467.0,0.0,0.0,684.0,30467.0,0.0,0.0,684.0,30467.0,0.0,0.0,682.0,34800.0,0.0,0.0,682.0,34800.0,0.0,0.0,682.0,34800.0,0.0,0.0,682.0,34800.0,0.0,0.0,682.0,34800.0,0.0,0.0,682.0,34800.0,0.0,0.0,682.0,34800.0,0.0,0.0,682.0,34800.0,0.0,0.0,684.0,34800.0,0.0,0.0,684.0,34800.0,0.0,0.0,684.0,34800.0,0.0,0.0,684.0,34800.0,0.0,0.0,684.0,34800.0,0.0,0.0,684.0,34800.0,0.0,0.0,684.0,34800.0,0.0,0.0,684.0,34800.0,0.0,0.0,684.0,39001.0,0.0,0.0,684.0,39001.0,0.0,0.0,684.0,39001.0,0.0,0.0,684.0,39001.0,0.0,0.0,684.0,39001.0,0.0,0.0,684.0,39001.0,0.0,0.0,684.0,39001.0,0.0,0.0,684.0,39001.0,0.0,0.0,682.0,39001.0,0.0,0.0,682.0,39001.0,0.0,0.0,682.0,39001.0,0.0,0.0,682.0,39001.0,0.0,0.0,682.0,39001.0,0.0,0.0,682.0,39001.0,0.0,0.0,682.0,39001.0,0.0,0.0,682.0,39001.0,0.0,0.0,684.0,41760.0,0.0,0.0,684.0,41760.0,0.0,0.0,684.0,41760.0,0.0,0.0,684.0,41760.0,0.0,0.0,684.0,41760.0,0.0,0.0,684.0,41760.0,0.0,0.0,684.0,41760.0,0.0,0.0,684.0,41760.0,0.0,0.0,682.0,41760.0,0.0,0.0,682.0,41760.0,0.0,0.0,682.0,41760.0,0.0,0.0,682.0,41760.0,0.0,0.0,682.0,41760.0,0.0,0.0,682.0,41760.0,0.0,0.0,682.0,41760.0,0.0,0.0,682.0,41760.0,0.0,0.0,680.0,45632.0,0.0,0.0,680.0,45632.0,0.0,0.0,680.0,45632.0,0.0,0.0,680.0,45632.0,0.0,0.0,680.0,45632.0,0.0,0.0,680.0,45632.0,0.0,0.0,680.0,45632.0,0.0,0.0,680.0,45632.0,0.0,0.0,684.0,45632.0,0.0,0.0,684.0,45632.0,0.0,0.0,684.0,45632.0,0.0,0.0,684.0,45632.0,0.0,0.0,684.0,45632.0,0.0,0.0,684.0,45632.0,0.0,0.0,684.0,45632.0,0.0,0.0,684.0,45632.0,0.0,0.0,680.0,50473.0,0.0,0.0,680.0,50473.0,0.0,0.0,680.0,50473.0,0.0,0.0,680.0,50473.0,0.0,0.0,680.0,50473.0,0.0,0.0,680.0,50473.0,0.0,0.0,680.0,50473.0,0.0,0.0,680.0,50473.0,0.0,0.0,684.0,50473.0,0.0,0.0,684.0,50473.0,0.0,0.0,684.0,50473.0,0.0,0.0,684.0,50473.0,0.0,0.0,684.0,50473.0,0.0,0.0,684.0,50473.0,0.0,0.0,684.0,50473.0,0.0,0.0,684.0,50473.0,0.0,64,0,192402.0,0.0,0.0,65536.0,61816.0,120.0,3600.0,32768.0,64,0,0.0,0.0,480.0,0.0,65536.0,62480.0,120.0,2936.0,64,0,0.0,0.0,0.0,0.0,0.0,360.0,120.0,0.0,1187958.0,64,0,131072.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,16384.0,0.0,0.0,99742159.0,54650251.0,184105.0,0.0,0.0,65536.0,131072.0,64,0,32768.0,0.0,64,0,114688.0,0.0,32768.0,32768.0,16384.0,16384.0,65536.0,49152.0,0.0,0.0,55920.0,0.0,532777.0,65536.0,0.0,65585.0,50.0,0.0,0.0,65536.0,131072.0,64,0,0,0.0,682.0,0.0,1118460.0,0.0,682.0,0.0,1114746.0,0.0,682.0,0.0,1133721.0,0.0,682.0,0.0,1138243.0,0.0,682.0,0.0,1175897.0,0.0,682.0,0.0,1126524.0,0.0,682.0,0.0,1191628.0,0.0,682.0,0.0,1172004.0,0.0,684.0,0.0,1097765.0,0.0,684.0,0.0,1099751.0,0.0,686.0,0.0,1101251.0,0.0,685.0,0.0,1078970.0,0.0,684.0,0.0,1106403.0,0.0,687.0,0.0,1105110.0,0.0,685.0,0.0,1131658.0,0.0,684.0,0.0,1126703.0,0.0,682.0,0.0,1042130.0,0.0,682.0,0.0,1054366.0,0.0,684.0,0.0,1077322.0,0.0,683.0,0.0,1075580.0,0.0,682.0,0.0,1086165.0,0.0,685.0,0.0,1034369.0,0.0,683.0,0.0,1058329.0,0.0,682.0,0.0,1051147.0,0.0,684.0,0.0,998976.0,0.0,684.0,0.0,1017286.0,0.0,684.0,0.0,1021963.0,0.0,684.0,0.0,1015739.0,0.0,684.0,0.0,1076030.0,0.0,684.0,0.0,1041413.0,0.0,684.0,0.0,1068043.0,0.0,684.0,0.0,1041540.0,0.0,682.0,0.0,1012795.0,0.0,682.0,0.0,1014612.0,0.0,684.0,0.0,1032864.0,0.0,683.0,0.0,1030992.0,0.0,682.0,0.0,1005173.0,0.0,685.0,0.0,994567.0,0.0,683.0,0.0,1007064.0,0.0,682.0,0.0,1021852.0,0.0,682.0,0.0,983849.0,0.0,682.0,0.0,995333.0,0.0,682.0,0.0,1012492.0,0.0,682.0,0.0,1005113.0,0.0,682.0,0.0,1055218.0,0.0,682.0,0.0,1017303.0,0.0,682.0,0.0,1044832.0,0.0,682.0,0.0,1042384.0,0.0,682.0,0.0,962904.0,0.0,682.0,0.0,981844.0,0.0,682.0,0.0,978184.0,0.0,682.0,0.0,980642.0,0.0,682.0,0.0,1022321.0,0.0,682.0,0.0,972050.0,0.0,682.0,0.0,1008853.0,0.0,682.0,0.0,1008820.0,0.0,682.0,0.0,1011311.0,0.0,682.0,0.0,1011347.0,0.0,684.0,0.0,1065588.0,0.0,683.0,0.0,1051871.0,0.0,682.0,0.0,1032100.0,0.0,685.0,0.0,1014070.0,0.0,683.0,0.0,1029215.0,0.0,682.0,0.0,1047639.0,0.0,682.0,0.0,1009016.0,0.0,682.0,0.0,1017157.0,0.0,685.0,0.0,1051475.0,0.0,683.0,0.0,1044723.0,0.0,682.0,0.0,1054525.0,0.0,685.0,0.0,1028642.0,0.0,683.0,0.0,1037309.0,0.0,682.0,0.0,1045562.0,0.0,684.0,0.0,1028333.0,0.0,684.0,0.0,1048385.0,0.0,684.0,0.0,1064634.0,0.0,684.0,0.0,1069291.0,0.0,684.0,0.0,1141926.0,0.0,684.0,0.0,1095734.0,0.0,684.0,0.0,1127809.0,0.0,684.0,0.0,1123208.0,0.0,682.0,0.0,979019.0,0.0,682.0,0.0,987055.0,0.0,682.0,0.0,1012333.0,0.0,682.0,0.0,1004492.0,0.0,682.0,0.0,1068509.0,0.0,682.0,0.0,1014850.0,0.0,682.0,0.0,1053457.0,0.0,682.0,0.0,1056167.0,0.0,684.0,0.0,1109084.0,0.0,684.0,0.0,1115906.0,0.0,688.0,0.0,1113689.0,0.0,685.0,0.0,1120489.0,0.0,684.0,0.0,1092049.0,0.0,687.0,0.0,1075296.0,0.0,685.0,0.0,1104002.0,0.0,684.0,0.0,1112587.0,64,0,32768.0,49152.0,0.0,327680.0,98304.0,0.0,0.0,0.0,68828.0,4096.0,16384.0,1234.0,567769.0,384744.0,0.0,0.0,0.0,0.0,0.0,197088.0,67.0,0.0,0.0,32768.0,0.0,32768.0,199.0,64,0,2517660.0,246697.0,2099335.0,16384.0,13302629.0,0.0,16384.0,16384.0,629415.0,629415.0,2512614.0,273258.0,629415.0,0.0,629415.0,78.0,0.0,1128947.0,2820779.0,10070640.0,0.0,0.0,3040783.0,1719156.0,0.0,2319.0,1388828.0,1700080.0,162067504048950,162067504056482 +1,11995,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",0,16384.0,16384.0,9817554.0,822050.0,278528.0,0.0,0.0,98304.0,240433.0,0.0,0.0,462659.0,108226.0,32768.0,131072.0,131072.0,131072.0,0.0,0.0,524288.0,453989.0,1824.0,64,0,0,1368.0,1368.0,573935.0,684.0,1368.0,1368.0,583961.0,684.0,1368.0,1368.0,579543.0,684.0,1368.0,1368.0,587456.0,684.0,1368.0,1368.0,574004.0,684.0,1368.0,1368.0,578920.0,684.0,1368.0,1368.0,586832.0,684.0,1368.0,1368.0,586504.0,684.0,1360.0,1360.0,556518.0,680.0,1360.0,1360.0,564989.0,680.0,1360.0,1360.0,574220.0,680.0,1360.0,1360.0,573061.0,699.0,1360.0,1360.0,573547.0,680.0,1360.0,1360.0,577232.0,680.0,1360.0,1360.0,585528.0,680.0,1360.0,1360.0,581335.0,680.0,1364.0,1364.0,552490.0,682.0,1364.0,1364.0,561209.0,682.0,1364.0,1364.0,569189.0,682.0,1364.0,1364.0,567807.0,701.0,1364.0,1364.0,570222.0,682.0,1364.0,1364.0,573824.0,682.0,1364.0,1364.0,582234.0,682.0,1364.0,1364.0,583786.0,682.0,1368.0,1368.0,595370.0,684.0,1368.0,1368.0,608716.0,684.0,1368.0,1368.0,603470.0,684.0,1368.0,1368.0,627357.0,684.0,1368.0,1368.0,611458.0,684.0,1368.0,1368.0,614896.0,684.0,1368.0,1368.0,615202.0,684.0,1368.0,1368.0,609450.0,684.0,1368.0,1368.0,583470.0,684.0,1368.0,1368.0,589714.0,684.0,1368.0,1368.0,601374.0,684.0,1368.0,1368.0,613387.0,703.0,1368.0,1368.0,598724.0,684.0,1368.0,1368.0,603544.0,684.0,1368.0,1368.0,610013.0,684.0,1368.0,1368.0,611475.0,684.0,1364.0,1364.0,560367.0,682.0,1364.0,1364.0,574963.0,682.0,1364.0,1364.0,570937.0,682.0,1364.0,1364.0,568268.0,682.0,1364.0,1364.0,562614.0,682.0,1364.0,1364.0,562777.0,682.0,1364.0,1364.0,574105.0,682.0,1364.0,1364.0,567409.0,682.0,1368.0,1368.0,559357.0,684.0,1368.0,1368.0,573874.0,684.0,1368.0,1368.0,567330.0,684.0,1368.0,1368.0,569390.0,684.0,1368.0,1368.0,559357.0,684.0,1368.0,1368.0,563469.0,684.0,1368.0,1368.0,578039.0,684.0,1368.0,1368.0,574219.0,684.0,1364.0,1364.0,564220.0,682.0,1364.0,1364.0,573089.0,682.0,1364.0,1364.0,582583.0,682.0,1364.0,1364.0,583187.0,701.0,1364.0,1364.0,581868.0,682.0,1364.0,1364.0,579849.0,682.0,1364.0,1364.0,596973.0,682.0,1364.0,1364.0,587378.0,682.0,1368.0,1368.0,557029.0,684.0,1368.0,1368.0,566761.0,684.0,1368.0,1368.0,561459.0,684.0,1368.0,1368.0,568654.0,703.0,1368.0,1368.0,560206.0,684.0,1368.0,1368.0,565456.0,684.0,1368.0,1368.0,575972.0,684.0,1368.0,1368.0,571433.0,684.0,1364.0,1364.0,557536.0,682.0,1364.0,1364.0,563711.0,682.0,1364.0,1364.0,571441.0,682.0,1364.0,1364.0,570274.0,682.0,1364.0,1364.0,561207.0,682.0,1364.0,1364.0,564560.0,682.0,1364.0,1364.0,581250.0,682.0,1364.0,1364.0,580100.0,682.0,1360.0,1360.0,555895.0,680.0,1360.0,1360.0,557898.0,680.0,1360.0,1360.0,563587.0,680.0,1360.0,1360.0,559642.0,680.0,1360.0,1360.0,555823.0,680.0,1360.0,1360.0,557425.0,680.0,1360.0,1360.0,574725.0,680.0,1360.0,1360.0,574143.0,680.0,1368.0,1368.0,564591.0,684.0,1368.0,1368.0,577162.0,684.0,1368.0,1368.0,584277.0,684.0,1368.0,1368.0,590521.0,703.0,1368.0,1368.0,575860.0,684.0,1368.0,1368.0,581175.0,684.0,1368.0,1368.0,587388.0,684.0,1368.0,1368.0,587897.0,684.0,64,0,6291456.0,65536.0,0.0,0.0,0.0,16384.0,0.0,0.0,0.0,0.0,16384.0,32768.0,48708.0,65586.0,16828.0,75041.0,0.0,0.0,0.0,0.0,64,0,0,1332.0,0.0,1364.0,1661.0,0.0,1364.0,1383.0,0.0,1364.0,1333.0,0.0,1364.0,1393.0,0.0,1364.0,1404.0,0.0,1364.0,1466.0,0.0,1364.0,1364.0,0.0,1364.0,912.0,0.0,1368.0,899.0,0.0,1368.0,932.0,0.0,1368.0,936.0,0.0,1368.0,938.0,0.0,1368.0,928.0,0.0,1368.0,933.0,0.0,1368.0,955.0,0.0,1368.0,1005.0,0.0,1368.0,1228.0,0.0,1368.0,946.0,0.0,1368.0,1195.0,0.0,1368.0,1264.0,0.0,1368.0,1149.0,0.0,1368.0,1161.0,0.0,1368.0,1218.0,0.0,1368.0,999.0,0.0,1360.0,948.0,0.0,1360.0,969.0,0.0,1360.0,909.0,0.0,1360.0,951.0,0.0,1360.0,947.0,0.0,1360.0,1017.0,0.0,1360.0,954.0,0.0,1360.0,908.0,0.0,1360.0,910.0,0.0,1360.0,927.0,0.0,1360.0,923.0,0.0,1360.0,975.0,0.0,1360.0,971.0,0.0,1360.0,924.0,0.0,1360.0,975.0,0.0,1360.0,953.0,0.0,1368.0,1055.0,0.0,1368.0,1020.0,0.0,1368.0,909.0,0.0,1368.0,1093.0,0.0,1368.0,1082.0,0.0,1368.0,1082.0,0.0,1368.0,978.0,0.0,1368.0,1122.0,0.0,1368.0,1054.0,0.0,1368.0,1159.0,0.0,1368.0,1133.0,0.0,1368.0,1144.0,0.0,1368.0,1126.0,0.0,1368.0,1119.0,0.0,1368.0,1068.0,0.0,1368.0,832.0,0.0,1364.0,838.0,0.0,1364.0,827.0,0.0,1364.0,836.0,0.0,1364.0,884.0,0.0,1364.0,867.0,0.0,1364.0,828.0,0.0,1364.0,852.0,0.0,1364.0,1107.0,0.0,1368.0,1109.0,0.0,1368.0,1104.0,0.0,1368.0,1104.0,0.0,1368.0,1154.0,0.0,1368.0,1199.0,0.0,1368.0,1217.0,0.0,1368.0,1057.0,0.0,1368.0,874.0,0.0,1364.0,846.0,0.0,1364.0,834.0,0.0,1364.0,803.0,0.0,1364.0,836.0,0.0,1364.0,832.0,0.0,1364.0,868.0,0.0,1364.0,767.0,0.0,1364.0,932.0,0.0,1368.0,923.0,0.0,1368.0,987.0,0.0,1368.0,949.0,0.0,1368.0,972.0,0.0,1368.0,983.0,0.0,1368.0,1054.0,0.0,1368.0,983.0,0.0,1368.0,1118.0,0.0,1364.0,1316.0,0.0,1364.0,1135.0,0.0,1364.0,1139.0,0.0,1364.0,1484.0,0.0,1364.0,1149.0,0.0,1364.0,1208.0,0.0,1364.0,1186.0,0.0,1364.0,64,0,0.0,49152.0,32768.0,65536.0,32768.0,0.0,0.0,0.0,7644.0,0.0,7818.0,576636.0,1032.0,0.0,0.0,0.0,65698.0,65536.0,131072.0,0.0,0.0,524288.0,228.0,0.0,64,0,0.0,0.0,1048576.0,0.0,0.0,0.0,0.0,0.0,0.0,32768.0,0.0,16384.0,0.0,0.0,28842.0,0.0,0.0,0.0,0.0,0.0,64,0,0,1365.0,683.0,2047.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1366.0,684.0,2048.0,2046.0,1368.0,684.0,2052.0,2052.0,1369.0,685.0,2053.0,2052.0,1371.0,687.0,2055.0,2052.0,1369.0,704.0,2072.0,2072.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1369.0,685.0,2053.0,2052.0,1371.0,687.0,2055.0,2052.0,1369.0,704.0,2072.0,2072.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1365.0,683.0,2047.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1365.0,683.0,2047.0,2046.0,1364.0,682.0,2046.0,2046.0,1365.0,683.0,2047.0,2046.0,1367.0,685.0,2049.0,2046.0,1365.0,702.0,2066.0,2066.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1369.0,685.0,2053.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1369.0,685.0,2053.0,2052.0,1365.0,683.0,2047.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1365.0,683.0,2047.0,2046.0,1364.0,682.0,2046.0,2046.0,1365.0,683.0,2047.0,2046.0,1367.0,685.0,2049.0,2046.0,1365.0,702.0,2066.0,2066.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1365.0,683.0,2047.0,2046.0,1368.0,686.0,2050.0,2046.0,1365.0,702.0,2066.0,2066.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1365.0,683.0,2047.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1365.0,683.0,2047.0,2046.0,1369.0,685.0,2053.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1369.0,685.0,2053.0,2052.0,1364.0,682.0,2046.0,2046.0,1365.0,683.0,2047.0,2046.0,1367.0,685.0,2049.0,2046.0,1365.0,702.0,2066.0,2066.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,64,0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,13940.0,20296.0,326772.0,7078.0,0.0,182272.0,0.0,0.0,65650.0,131131.0,196781.0,0.0,2097152.0,1048576.0,1048576.0,2097152.0,0.0,16384.0,64,0,0,0.0,684.0,25844.0,0.0,0.0,684.0,25844.0,0.0,0.0,684.0,25844.0,0.0,0.0,684.0,25844.0,0.0,0.0,684.0,25844.0,0.0,0.0,684.0,25844.0,0.0,0.0,684.0,25844.0,0.0,0.0,684.0,25844.0,0.0,0.0,682.0,25844.0,0.0,0.0,682.0,25844.0,0.0,0.0,682.0,25844.0,0.0,0.0,682.0,25844.0,0.0,0.0,682.0,25844.0,0.0,0.0,682.0,25844.0,0.0,0.0,682.0,25844.0,0.0,0.0,682.0,25844.0,0.0,0.0,684.0,33361.0,0.0,0.0,684.0,33361.0,0.0,0.0,684.0,33361.0,0.0,0.0,684.0,33361.0,0.0,0.0,684.0,33361.0,0.0,0.0,684.0,33361.0,0.0,0.0,684.0,33361.0,0.0,0.0,684.0,33361.0,0.0,0.0,682.0,33361.0,0.0,0.0,682.0,33361.0,0.0,0.0,682.0,33361.0,0.0,0.0,682.0,33361.0,0.0,0.0,682.0,33361.0,0.0,0.0,682.0,33361.0,0.0,0.0,682.0,33361.0,0.0,0.0,682.0,33361.0,0.0,0.0,682.0,37693.0,0.0,0.0,682.0,37693.0,0.0,0.0,682.0,37693.0,0.0,0.0,682.0,37693.0,0.0,0.0,682.0,37693.0,0.0,0.0,682.0,37693.0,0.0,0.0,682.0,37693.0,0.0,0.0,682.0,37693.0,0.0,0.0,684.0,37693.0,0.0,0.0,684.0,37693.0,0.0,0.0,684.0,37693.0,0.0,0.0,684.0,37693.0,0.0,0.0,684.0,37693.0,0.0,0.0,684.0,37693.0,0.0,0.0,684.0,37693.0,0.0,0.0,684.0,37693.0,0.0,0.0,684.0,41131.0,0.0,0.0,684.0,41131.0,0.0,0.0,684.0,41131.0,0.0,0.0,684.0,41131.0,0.0,0.0,684.0,41131.0,0.0,0.0,684.0,41131.0,0.0,0.0,684.0,41131.0,0.0,0.0,684.0,41131.0,0.0,0.0,680.0,41131.0,0.0,0.0,680.0,41131.0,0.0,0.0,680.0,41131.0,0.0,0.0,680.0,41131.0,0.0,0.0,680.0,41131.0,0.0,0.0,680.0,41131.0,0.0,0.0,680.0,41131.0,0.0,0.0,680.0,41131.0,0.0,0.0,684.0,44123.0,0.0,0.0,684.0,44123.0,0.0,0.0,684.0,44123.0,0.0,0.0,684.0,44123.0,0.0,0.0,684.0,44123.0,0.0,0.0,684.0,44123.0,0.0,0.0,684.0,44123.0,0.0,0.0,684.0,44123.0,0.0,0.0,680.0,44123.0,0.0,0.0,680.0,44123.0,0.0,0.0,680.0,44123.0,0.0,0.0,680.0,44123.0,0.0,0.0,680.0,44123.0,0.0,0.0,680.0,44123.0,0.0,0.0,680.0,44123.0,0.0,0.0,680.0,44123.0,0.0,0.0,682.0,48113.0,0.0,0.0,682.0,48113.0,0.0,0.0,682.0,48113.0,0.0,0.0,682.0,48113.0,0.0,0.0,682.0,48113.0,0.0,0.0,682.0,48113.0,0.0,0.0,682.0,48113.0,0.0,0.0,682.0,48113.0,0.0,0.0,684.0,48113.0,0.0,0.0,684.0,48113.0,0.0,0.0,684.0,48113.0,0.0,0.0,684.0,48113.0,0.0,0.0,684.0,48113.0,0.0,0.0,684.0,48113.0,0.0,0.0,684.0,48113.0,0.0,0.0,684.0,48113.0,0.0,64,0,137655.0,0.0,0.0,65536.0,61817.0,120.0,3599.0,32768.0,64,0,0.0,0.0,120.0,0.0,65536.0,65536.0,0.0,0.0,64,0,0.0,0.0,0.0,0.0,0.0,0.0,120.0,0.0,1031277.0,64,0,131072.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,16384.0,0.0,0.0,71364054.0,59162679.0,203086.0,0.0,0.0,65536.0,131072.0,64,0,32768.0,0.0,64,0,114688.0,0.0,32768.0,32768.0,16384.0,16384.0,65536.0,49152.0,0.0,0.0,45677.0,0.0,440068.0,65536.0,0.0,65592.0,100.0,0.0,0.0,65536.0,131072.0,64,0,0,0.0,684.0,0.0,777820.0,0.0,685.0,0.0,792097.0,0.0,684.0,0.0,780221.0,0.0,684.0,0.0,796475.0,0.0,686.0,0.0,776917.0,0.0,684.0,0.0,764983.0,0.0,684.0,0.0,799248.0,0.0,684.0,0.0,761492.0,0.0,682.0,0.0,800497.0,0.0,682.0,0.0,823428.0,0.0,684.0,0.0,807278.0,0.0,683.0,0.0,817800.0,0.0,682.0,0.0,777445.0,0.0,682.0,0.0,775172.0,0.0,683.0,0.0,788528.0,0.0,683.0,0.0,795217.0,0.0,682.0,0.0,736520.0,0.0,682.0,0.0,750436.0,0.0,684.0,0.0,754379.0,0.0,683.0,0.0,747559.0,0.0,682.0,0.0,791764.0,0.0,682.0,0.0,781933.0,0.0,683.0,0.0,751603.0,0.0,682.0,0.0,757549.0,0.0,682.0,0.0,764967.0,0.0,683.0,0.0,772376.0,0.0,682.0,0.0,742016.0,0.0,682.0,0.0,749165.0,0.0,683.0,0.0,772888.0,0.0,683.0,0.0,782111.0,0.0,682.0,0.0,792096.0,0.0,682.0,0.0,772335.0,0.0,682.0,0.0,774600.0,0.0,682.0,0.0,793036.0,0.0,684.0,0.0,795730.0,0.0,683.0,0.0,799382.0,0.0,682.0,0.0,765737.0,0.0,682.0,0.0,768756.0,0.0,683.0,0.0,768258.0,0.0,682.0,0.0,784257.0,0.0,682.0,0.0,741083.0,0.0,683.0,0.0,754661.0,0.0,682.0,0.0,738836.0,0.0,682.0,0.0,739481.0,0.0,683.0,0.0,743778.0,0.0,683.0,0.0,743843.0,0.0,682.0,0.0,769575.0,0.0,682.0,0.0,749712.0,0.0,684.0,0.0,814910.0,0.0,685.0,0.0,829300.0,0.0,684.0,0.0,805022.0,0.0,684.0,0.0,788937.0,0.0,685.0,0.0,827000.0,0.0,685.0,0.0,821375.0,0.0,684.0,0.0,839712.0,0.0,684.0,0.0,812067.0,0.0,682.0,0.0,735927.0,0.0,682.0,0.0,753234.0,0.0,684.0,0.0,724232.0,0.0,683.0,0.0,713128.0,0.0,682.0,0.0,723281.0,0.0,682.0,0.0,729828.0,0.0,683.0,0.0,758291.0,0.0,682.0,0.0,721818.0,0.0,684.0,0.0,795854.0,0.0,684.0,0.0,810966.0,0.0,686.0,0.0,801175.0,0.0,685.0,0.0,802131.0,0.0,684.0,0.0,786594.0,0.0,684.0,0.0,802543.0,0.0,685.0,0.0,791525.0,0.0,684.0,0.0,784209.0,0.0,682.0,0.0,690383.0,0.0,683.0,0.0,690293.0,0.0,682.0,0.0,724055.0,0.0,682.0,0.0,711189.0,0.0,683.0,0.0,693391.0,0.0,683.0,0.0,704174.0,0.0,682.0,0.0,729512.0,0.0,682.0,0.0,705114.0,0.0,682.0,0.0,743699.0,0.0,683.0,0.0,758066.0,0.0,682.0,0.0,755220.0,0.0,682.0,0.0,749046.0,0.0,683.0,0.0,769649.0,0.0,683.0,0.0,771976.0,0.0,682.0,0.0,786976.0,0.0,682.0,0.0,781201.0,0.0,684.0,0.0,750206.0,0.0,684.0,0.0,761883.0,0.0,686.0,0.0,756420.0,0.0,685.0,0.0,762932.0,0.0,684.0,0.0,764205.0,0.0,684.0,0.0,756466.0,0.0,685.0,0.0,772957.0,0.0,684.0,0.0,769508.0,64,0,32768.0,49152.0,0.0,327680.0,98304.0,0.0,0.0,0.0,62270.0,4096.0,16384.0,1234.0,634502.0,458185.0,0.0,0.0,0.0,0.0,0.0,196728.0,51.0,0.0,0.0,32768.0,0.0,32768.0,265.0,64,0,2589076.0,207265.0,1860355.0,16384.0,11430388.0,0.0,16384.0,16384.0,647269.0,647269.0,2589076.0,242182.0,647269.0,0.0,647269.0,892.0,0.0,1168757.0,2750036.0,10356304.0,0.0,0.0,2696226.0,1521066.0,622.0,1752.0,1213947.0,1508400.0,162067504097624,162067504103513 +2,11995,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",0,16384.0,16384.0,9585105.0,660506.0,278528.0,0.0,0.0,98304.0,214531.0,0.0,0.0,442602.0,118686.0,32768.0,131072.0,131072.0,131072.0,0.0,0.0,524288.0,452397.0,1824.0,64,0,0,1368.0,1368.0,574864.0,684.0,1368.0,1368.0,586520.0,684.0,1368.0,1368.0,584616.0,684.0,1368.0,1368.0,591956.0,684.0,1368.0,1368.0,576329.0,684.0,1368.0,1368.0,581813.0,684.0,1368.0,1368.0,592101.0,684.0,1368.0,1368.0,591848.0,684.0,1364.0,1364.0,554903.0,682.0,1364.0,1364.0,562126.0,682.0,1364.0,1364.0,575283.0,682.0,1364.0,1364.0,573770.0,701.0,1364.0,1364.0,567098.0,682.0,1364.0,1364.0,569136.0,682.0,1364.0,1364.0,583966.0,682.0,1364.0,1364.0,581161.0,682.0,1368.0,1368.0,580341.0,684.0,1368.0,1368.0,589152.0,684.0,1368.0,1368.0,597745.0,684.0,1368.0,1368.0,594956.0,703.0,1368.0,1368.0,587432.0,684.0,1368.0,1368.0,590073.0,684.0,1368.0,1368.0,612468.0,684.0,1368.0,1368.0,609798.0,684.0,1364.0,1364.0,560432.0,682.0,1364.0,1364.0,574108.0,682.0,1364.0,1364.0,569375.0,682.0,1364.0,1364.0,577049.0,682.0,1364.0,1364.0,566477.0,682.0,1364.0,1364.0,568987.0,682.0,1364.0,1364.0,575061.0,682.0,1364.0,1364.0,568556.0,682.0,1364.0,1364.0,567069.0,682.0,1364.0,1364.0,577697.0,682.0,1364.0,1364.0,595343.0,682.0,1364.0,1364.0,592707.0,701.0,1364.0,1364.0,591615.0,682.0,1364.0,1364.0,594056.0,682.0,1364.0,1364.0,608916.0,682.0,1364.0,1364.0,592853.0,682.0,1368.0,1368.0,572327.0,684.0,1368.0,1368.0,584447.0,684.0,1368.0,1368.0,572445.0,684.0,1368.0,1368.0,590184.0,684.0,1368.0,1368.0,571652.0,684.0,1368.0,1368.0,577108.0,684.0,1368.0,1368.0,584640.0,684.0,1368.0,1368.0,580519.0,684.0,1364.0,1364.0,566496.0,682.0,1364.0,1364.0,577142.0,682.0,1364.0,1364.0,579309.0,682.0,1364.0,1364.0,589559.0,682.0,1364.0,1364.0,567750.0,682.0,1364.0,1364.0,576195.0,682.0,1364.0,1364.0,579666.0,682.0,1364.0,1364.0,575634.0,682.0,1368.0,1368.0,555867.0,684.0,1368.0,1368.0,566472.0,684.0,1368.0,1368.0,573386.0,684.0,1368.0,1368.0,570821.0,703.0,1368.0,1368.0,569607.0,684.0,1368.0,1368.0,573181.0,684.0,1368.0,1368.0,584944.0,684.0,1368.0,1368.0,579114.0,684.0,1368.0,1368.0,567494.0,684.0,1368.0,1368.0,582417.0,684.0,1368.0,1368.0,582390.0,684.0,1368.0,1368.0,589098.0,703.0,1368.0,1368.0,574784.0,684.0,1368.0,1368.0,579230.0,684.0,1368.0,1368.0,589300.0,684.0,1368.0,1368.0,590929.0,684.0,1360.0,1360.0,563459.0,680.0,1360.0,1360.0,568642.0,680.0,1360.0,1360.0,577686.0,680.0,1360.0,1360.0,577147.0,680.0,1360.0,1360.0,562911.0,680.0,1360.0,1360.0,566456.0,680.0,1360.0,1360.0,584597.0,680.0,1360.0,1360.0,580592.0,680.0,1368.0,1368.0,568578.0,684.0,1368.0,1368.0,578242.0,684.0,1368.0,1368.0,583106.0,684.0,1368.0,1368.0,584567.0,684.0,1368.0,1368.0,568013.0,684.0,1368.0,1368.0,576998.0,684.0,1368.0,1368.0,589533.0,684.0,1368.0,1368.0,585383.0,684.0,1360.0,1360.0,553986.0,680.0,1360.0,1360.0,564602.0,680.0,1360.0,1360.0,562739.0,680.0,1360.0,1360.0,571731.0,699.0,1360.0,1360.0,554918.0,680.0,1360.0,1360.0,560029.0,680.0,1360.0,1360.0,570798.0,680.0,1360.0,1360.0,563941.0,680.0,64,0,6291456.0,65536.0,0.0,0.0,0.0,16384.0,0.0,0.0,0.0,0.0,16384.0,32768.0,48656.0,65584.0,16880.0,77124.0,0.0,0.0,0.0,0.0,64,0,0,973.0,0.0,1360.0,971.0,0.0,1360.0,959.0,0.0,1360.0,928.0,0.0,1360.0,915.0,0.0,1360.0,908.0,0.0,1360.0,929.0,0.0,1360.0,923.0,0.0,1360.0,1094.0,0.0,1368.0,1253.0,0.0,1368.0,1115.0,0.0,1368.0,1258.0,0.0,1368.0,1306.0,0.0,1368.0,1195.0,0.0,1368.0,1352.0,0.0,1368.0,1218.0,0.0,1368.0,960.0,0.0,1360.0,960.0,0.0,1360.0,975.0,0.0,1360.0,977.0,0.0,1360.0,1023.0,0.0,1360.0,1019.0,0.0,1360.0,972.0,0.0,1360.0,930.0,0.0,1360.0,1128.0,0.0,1368.0,1138.0,0.0,1368.0,1142.0,0.0,1368.0,1022.0,0.0,1368.0,1164.0,0.0,1368.0,959.0,0.0,1368.0,1016.0,0.0,1368.0,940.0,0.0,1368.0,906.0,0.0,1364.0,913.0,0.0,1364.0,833.0,0.0,1364.0,818.0,0.0,1364.0,946.0,0.0,1364.0,941.0,0.0,1364.0,978.0,0.0,1364.0,906.0,0.0,1364.0,1144.0,0.0,1368.0,1155.0,0.0,1368.0,1027.0,0.0,1368.0,1139.0,0.0,1368.0,1071.0,0.0,1368.0,1089.0,0.0,1368.0,1211.0,0.0,1368.0,1110.0,0.0,1368.0,924.0,0.0,1364.0,1005.0,0.0,1364.0,890.0,0.0,1364.0,842.0,0.0,1364.0,840.0,0.0,1364.0,991.0,0.0,1364.0,911.0,0.0,1364.0,873.0,0.0,1364.0,1057.0,0.0,1368.0,1051.0,0.0,1368.0,1037.0,0.0,1368.0,1062.0,0.0,1368.0,1052.0,0.0,1368.0,1055.0,0.0,1368.0,1041.0,0.0,1368.0,1020.0,0.0,1368.0,1306.0,0.0,1364.0,1314.0,0.0,1364.0,1156.0,0.0,1364.0,1136.0,0.0,1364.0,1539.0,0.0,1364.0,1533.0,0.0,1364.0,1317.0,0.0,1364.0,1249.0,0.0,1364.0,1104.0,0.0,1368.0,1113.0,0.0,1368.0,1110.0,0.0,1368.0,1085.0,0.0,1368.0,1084.0,0.0,1368.0,1050.0,0.0,1368.0,1117.0,0.0,1368.0,1044.0,0.0,1368.0,1266.0,0.0,1364.0,1263.0,0.0,1364.0,1210.0,0.0,1364.0,1161.0,0.0,1364.0,1286.0,0.0,1364.0,1262.0,0.0,1364.0,1381.0,0.0,1364.0,1308.0,0.0,1364.0,992.0,0.0,1368.0,963.0,0.0,1368.0,1021.0,0.0,1368.0,1012.0,0.0,1368.0,1073.0,0.0,1368.0,1001.0,0.0,1368.0,1010.0,0.0,1368.0,901.0,0.0,1368.0,64,0,0.0,49152.0,32768.0,65536.0,32768.0,0.0,0.0,0.0,7983.0,0.0,7879.0,587816.0,0.0,0.0,0.0,0.0,65728.0,65536.0,131072.0,0.0,0.0,524288.0,228.0,0.0,64,0,0.0,0.0,1048576.0,0.0,0.0,0.0,0.0,0.0,0.0,32768.0,0.0,16384.0,0.0,0.0,73997.0,0.0,0.0,0.0,0.0,0.0,64,0,0,1365.0,683.0,2047.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1365.0,683.0,2047.0,2046.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1371.0,687.0,2055.0,2052.0,1369.0,704.0,2072.0,2072.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1367.0,685.0,2049.0,2046.0,1365.0,702.0,2066.0,2066.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1369.0,685.0,2053.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1369.0,685.0,2053.0,2052.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1367.0,685.0,2049.0,2046.0,1365.0,702.0,2066.0,2066.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1365.0,683.0,2047.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1365.0,683.0,2047.0,2046.0,1365.0,683.0,2047.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1365.0,683.0,2047.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1367.0,685.0,2049.0,2046.0,1365.0,702.0,2066.0,2066.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1367.0,685.0,2049.0,2046.0,1365.0,702.0,2066.0,2066.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1369.0,685.0,2053.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1369.0,685.0,2053.0,2052.0,1365.0,683.0,2047.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1364.0,682.0,2046.0,2046.0,1365.0,683.0,2047.0,2046.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1371.0,687.0,2055.0,2052.0,1369.0,704.0,2072.0,2072.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,1368.0,684.0,2052.0,2052.0,64,0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,14438.0,20399.0,336365.0,5300.0,0.0,170791.0,0.0,0.0,65650.0,131121.0,196771.0,0.0,2097152.0,1048576.0,1048576.0,2097152.0,0.0,16384.0,64,0,0,0.0,682.0,25927.0,0.0,0.0,682.0,25927.0,0.0,0.0,682.0,25927.0,0.0,0.0,682.0,25927.0,0.0,0.0,682.0,25927.0,0.0,0.0,682.0,25927.0,0.0,0.0,682.0,25927.0,0.0,0.0,682.0,25927.0,0.0,0.0,684.0,25927.0,0.0,0.0,684.0,25927.0,0.0,0.0,684.0,25927.0,0.0,0.0,684.0,25927.0,0.0,0.0,684.0,25927.0,0.0,0.0,684.0,25927.0,0.0,0.0,684.0,25927.0,0.0,0.0,684.0,25927.0,0.0,0.0,682.0,28670.0,0.0,0.0,682.0,28670.0,0.0,0.0,682.0,28670.0,0.0,0.0,682.0,28670.0,0.0,0.0,682.0,28670.0,0.0,0.0,682.0,28670.0,0.0,0.0,682.0,28670.0,0.0,0.0,682.0,28670.0,0.0,0.0,684.0,28670.0,0.0,0.0,684.0,28670.0,0.0,0.0,684.0,28670.0,0.0,0.0,684.0,28670.0,0.0,0.0,684.0,28670.0,0.0,0.0,684.0,28670.0,0.0,0.0,684.0,28670.0,0.0,0.0,684.0,28670.0,0.0,0.0,680.0,32379.0,0.0,0.0,680.0,32379.0,0.0,0.0,680.0,32379.0,0.0,0.0,680.0,32379.0,0.0,0.0,680.0,32379.0,0.0,0.0,680.0,32379.0,0.0,0.0,680.0,32379.0,0.0,0.0,680.0,32379.0,0.0,0.0,684.0,32379.0,0.0,0.0,684.0,32379.0,0.0,0.0,684.0,32379.0,0.0,0.0,684.0,32379.0,0.0,0.0,684.0,32379.0,0.0,0.0,684.0,32379.0,0.0,0.0,684.0,32379.0,0.0,0.0,684.0,32379.0,0.0,0.0,680.0,35861.0,0.0,0.0,680.0,35861.0,0.0,0.0,680.0,35861.0,0.0,0.0,680.0,35861.0,0.0,0.0,680.0,35861.0,0.0,0.0,680.0,35861.0,0.0,0.0,680.0,35861.0,0.0,0.0,680.0,35861.0,0.0,0.0,684.0,35861.0,0.0,0.0,684.0,35861.0,0.0,0.0,684.0,35861.0,0.0,0.0,684.0,35861.0,0.0,0.0,684.0,35861.0,0.0,0.0,684.0,35861.0,0.0,0.0,684.0,35861.0,0.0,0.0,684.0,35861.0,0.0,0.0,684.0,40588.0,0.0,0.0,684.0,40588.0,0.0,0.0,684.0,40588.0,0.0,0.0,684.0,40588.0,0.0,0.0,684.0,40588.0,0.0,0.0,684.0,40588.0,0.0,0.0,684.0,40588.0,0.0,0.0,684.0,40588.0,0.0,0.0,682.0,40588.0,0.0,0.0,682.0,40588.0,0.0,0.0,682.0,40588.0,0.0,0.0,682.0,40588.0,0.0,0.0,682.0,40588.0,0.0,0.0,682.0,40588.0,0.0,0.0,682.0,40588.0,0.0,0.0,682.0,40588.0,0.0,0.0,684.0,44574.0,0.0,0.0,684.0,44574.0,0.0,0.0,684.0,44574.0,0.0,0.0,684.0,44574.0,0.0,0.0,684.0,44574.0,0.0,0.0,684.0,44574.0,0.0,0.0,684.0,44574.0,0.0,0.0,684.0,44574.0,0.0,0.0,682.0,44574.0,0.0,0.0,682.0,44574.0,0.0,0.0,682.0,44574.0,0.0,0.0,682.0,44574.0,0.0,0.0,682.0,44574.0,0.0,0.0,682.0,44574.0,0.0,0.0,682.0,44574.0,0.0,0.0,682.0,44574.0,0.0,64,0,111756.0,0.0,0.0,65536.0,61816.0,120.0,3600.0,32768.0,64,0,0.0,0.0,120.0,0.0,65536.0,65536.0,0.0,0.0,64,0,0.0,0.0,0.0,0.0,0.0,0.0,120.0,0.0,1030256.0,64,0,131072.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,16384.0,0.0,0.0,67116382.0,56749732.0,192859.0,0.0,0.0,65536.0,131072.0,64,0,32768.0,0.0,64,0,114688.0,0.0,32768.0,32768.0,16384.0,16384.0,65536.0,49152.0,0.0,0.0,45461.0,0.0,432017.0,65536.0,0.0,65582.0,80.0,0.0,0.0,65536.0,131072.0,64,0,0,0.0,682.0,0.0,777220.0,0.0,683.0,0.0,774627.0,0.0,682.0,0.0,758986.0,0.0,682.0,0.0,770471.0,0.0,683.0,0.0,803636.0,0.0,682.0,0.0,806194.0,0.0,682.0,0.0,804221.0,0.0,682.0,0.0,790354.0,0.0,682.0,0.0,749050.0,0.0,682.0,0.0,750318.0,0.0,684.0,0.0,743498.0,0.0,683.0,0.0,748142.0,0.0,682.0,0.0,742949.0,0.0,682.0,0.0,744116.0,0.0,683.0,0.0,767942.0,0.0,682.0,0.0,757777.0,0.0,682.0,0.0,754545.0,0.0,682.0,0.0,757117.0,0.0,684.0,0.0,755957.0,0.0,683.0,0.0,752156.0,0.0,682.0,0.0,747997.0,0.0,682.0,0.0,730455.0,0.0,683.0,0.0,768090.0,0.0,682.0,0.0,742632.0,0.0,682.0,0.0,735697.0,0.0,683.0,0.0,720152.0,0.0,682.0,0.0,724384.0,0.0,682.0,0.0,726675.0,0.0,683.0,0.0,731111.0,0.0,682.0,0.0,725765.0,0.0,682.0,0.0,734096.0,0.0,682.0,0.0,720880.0,0.0,682.0,0.0,683550.0,0.0,682.0,0.0,695709.0,0.0,684.0,0.0,696021.0,0.0,683.0,0.0,706400.0,0.0,682.0,0.0,745686.0,0.0,682.0,0.0,732543.0,0.0,683.0,0.0,758675.0,0.0,682.0,0.0,744374.0,0.0,684.0,0.0,808190.0,0.0,685.0,0.0,830423.0,0.0,684.0,0.0,816847.0,0.0,684.0,0.0,837958.0,0.0,685.0,0.0,832413.0,0.0,684.0,0.0,841418.0,0.0,684.0,0.0,848197.0,0.0,684.0,0.0,825069.0,0.0,682.0,0.0,771401.0,0.0,683.0,0.0,787193.0,0.0,682.0,0.0,751333.0,0.0,682.0,0.0,776688.0,0.0,683.0,0.0,754819.0,0.0,682.0,0.0,757867.0,0.0,682.0,0.0,748009.0,0.0,682.0,0.0,732768.0,0.0,684.0,0.0,778322.0,0.0,684.0,0.0,779161.0,0.0,686.0,0.0,791456.0,0.0,685.0,0.0,786087.0,0.0,684.0,0.0,760824.0,0.0,684.0,0.0,752547.0,0.0,685.0,0.0,777631.0,0.0,684.0,0.0,771379.0,0.0,684.0,0.0,758742.0,0.0,684.0,0.0,763594.0,0.0,686.0,0.0,761730.0,0.0,685.0,0.0,765971.0,0.0,684.0,0.0,759106.0,0.0,684.0,0.0,755033.0,0.0,685.0,0.0,777407.0,0.0,684.0,0.0,765290.0,0.0,682.0,0.0,744579.0,0.0,683.0,0.0,739529.0,0.0,682.0,0.0,745185.0,0.0,682.0,0.0,741922.0,0.0,683.0,0.0,759630.0,0.0,682.0,0.0,759740.0,0.0,682.0,0.0,776267.0,0.0,682.0,0.0,770727.0,0.0,684.0,0.0,752400.0,0.0,685.0,0.0,746404.0,0.0,684.0,0.0,749502.0,0.0,684.0,0.0,746852.0,0.0,685.0,0.0,750678.0,0.0,684.0,0.0,752661.0,0.0,684.0,0.0,760821.0,0.0,684.0,0.0,752817.0,0.0,682.0,0.0,756923.0,0.0,682.0,0.0,767346.0,0.0,684.0,0.0,751945.0,0.0,683.0,0.0,753090.0,0.0,682.0,0.0,723062.0,0.0,682.0,0.0,721368.0,0.0,683.0,0.0,761400.0,0.0,682.0,0.0,762250.0,64,0,32768.0,49152.0,0.0,327680.0,98304.0,0.0,0.0,0.0,63052.0,4096.0,16384.0,1234.0,627620.0,454168.0,0.0,0.0,0.0,0.0,0.0,196728.0,52.0,0.0,0.0,32768.0,0.0,32768.0,297.0,64,0,2401896.0,207076.0,1861065.0,16384.0,11356152.0,0.0,16384.0,16384.0,600474.0,600474.0,2401896.0,242006.0,600474.0,0.0,600474.0,0.0,0.0,1159214.0,2651395.0,9607584.0,0.0,0.0,2694527.0,1513686.0,112.0,1527.0,1206476.0,1500976.0,162067504075511,162067504081560 diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/sysinfo.csv b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/sysinfo.csv new file mode 100644 index 0000000000..17ad2721f6 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/sysinfo.csv @@ -0,0 +1,2 @@ +workload_name,command,ip_blocks,timestamp,version,hostname,cpu_model,sbios,linux_distro,linux_kernel_version,amd_gpu_kernel_version,cpu_memory,gpu_memory,rocm_version,vbios,compute_partition,memory_partition,gpu_model,gpu_arch,gpu_l1,gpu_l2,cu_per_gpu,simd_per_cu,se_per_gpu,wave_size,workgroup_max_size,max_waves_per_cu,max_sclk,max_mclk,cur_sclk,cur_mclk,total_l2_chan,lds_banks_per_cu,sqc_per_gpu,pipes_per_gpu,hbm_bw,num_xcd +vcopy,tests/vcopy -n 1048576 -b 256 -i 3,SQ|LDS|SQC|TA|TD|TCP|TCC|SPI|CPC|CPF,Thu 30 May 2024 02:09:51 PM (CDT),2,sh5-1w300-rg3-3,AMD Instinct MI300A Accelerator,"American Megatrends International, LLC.RMO1002DS",Ubuntu 22.04.2 LTS,5.18.2-mi300-build-140423-ubuntu-22.04+,,131174852,,6.1.2-110,N/A,SPX,NPS1,MI300A_A1,gfx942,32,24576,228,4,24,64,1024,32,2100,1300,2100,1300,96,32,120,4,5324.8,6 diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/timestamps.csv b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/timestamps.csv new file mode 100644 index 0000000000..0c734abf76 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300A_A1/timestamps.csv @@ -0,0 +1,4 @@ +Dispatch_ID,GPU_ID,Queue_ID,PID,TID,Grid_Size,Workgroup_Size,LDS_Per_Workgroup,Scratch_Per_Workitem,Arch_VGPR,Accum_VGPR,SGPR,Wave_Size,Kernel_Name,Start_Timestamp,End_Timestamp,Correlation_ID +1,11995,1,239313,239313,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",162067504048950,162067504056482,0 +3,11995,1,239313,239313,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",162067504097624,162067504103513,0 +2,11995,1,239313,239313,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",162067504075511,162067504081560,0 diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/SQ_IFETCH_LEVEL.csv b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/SQ_IFETCH_LEVEL.csv new file mode 100644 index 0000000000..e71f4746f8 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/SQ_IFETCH_LEVEL.csv @@ -0,0 +1,4 @@ +Dispatch_ID,GPU_ID,Queue_ID,PID,TID,Grid_Size,Workgroup_Size,LDS_Per_Workgroup,Scratch_Per_Workitem,Arch_VGPR,Accum_VGPR,SGPR,Wave_Size,Kernel_Name,Start_Timestamp,End_Timestamp,Correlation_ID,GRBM_COUNT,GRBM_GUI_ACTIVE,SQ_WAVES,SQ_IFETCH,SQ_IFETCH_LEVEL,SQ_ACCUM_PREV_HIRES +0,60633,1,1102641,1102641,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",810969676802805,810969676816525,0,449213.0,449213.0,16384.0,65536.0,40694.0,3249356.0 +1,60633,1,1102641,1102641,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",810969676837363,810969676849123,0,421528.0,421528.0,16384.0,65536.0,13164.0,1048588.0 +2,60633,1,1102641,1102641,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",810969676868522,810969676880402,0,431238.0,431238.0,16384.0,65536.0,13128.0,1048576.0 diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/SQ_INST_LEVEL_LDS.csv b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/SQ_INST_LEVEL_LDS.csv new file mode 100644 index 0000000000..5be1b6b354 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/SQ_INST_LEVEL_LDS.csv @@ -0,0 +1,4 @@ +Dispatch_ID,GPU_ID,Queue_ID,PID,TID,Grid_Size,Workgroup_Size,LDS_Per_Workgroup,Scratch_Per_Workitem,Arch_VGPR,Accum_VGPR,SGPR,Wave_Size,Kernel_Name,Start_Timestamp,End_Timestamp,Correlation_ID,SQ_INSTS_LDS,SQ_INST_LEVEL_LDS,SQ_ACCUM_PREV_HIRES +0,60633,1,1102667,1102667,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",810969676802805,810969676816525,0,0.0,0.0,0.0 +1,60633,1,1102667,1102667,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",810969676837363,810969676849123,0,0.0,0.0,0.0 +2,60633,1,1102667,1102667,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",810969676868522,810969676880402,0,0.0,0.0,0.0 diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/SQ_INST_LEVEL_SMEM.csv b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/SQ_INST_LEVEL_SMEM.csv new file mode 100644 index 0000000000..a52f4aa3f5 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/SQ_INST_LEVEL_SMEM.csv @@ -0,0 +1,4 @@ +Dispatch_ID,GPU_ID,Queue_ID,PID,TID,Grid_Size,Workgroup_Size,LDS_Per_Workgroup,Scratch_Per_Workitem,Arch_VGPR,Accum_VGPR,SGPR,Wave_Size,Kernel_Name,Start_Timestamp,End_Timestamp,Correlation_ID,SQ_INSTS_SMEM,SQ_INST_LEVEL_SMEM,SQ_ACCUM_PREV_HIRES +0,60633,1,1102685,1102685,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",810969676802805,810969676816525,0,65536.0,3692420.0,295366648.0 +1,60633,1,1102685,1102685,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",810969676837363,810969676849123,0,65536.0,3741276.0,299325624.0 +2,60633,1,1102685,1102685,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",810969676868522,810969676880402,0,65536.0,3495126.0,279581920.0 diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/SQ_INST_LEVEL_VMEM.csv b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/SQ_INST_LEVEL_VMEM.csv new file mode 100644 index 0000000000..a7dc6a970d --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/SQ_INST_LEVEL_VMEM.csv @@ -0,0 +1,4 @@ +Dispatch_ID,GPU_ID,Queue_ID,PID,TID,Grid_Size,Workgroup_Size,LDS_Per_Workgroup,Scratch_Per_Workitem,Arch_VGPR,Accum_VGPR,SGPR,Wave_Size,Kernel_Name,Start_Timestamp,End_Timestamp,Correlation_ID,SQ_INSTS_VMEM,SQ_INST_LEVEL_VMEM,SQ_ACCUM_PREV_HIRES +0,60633,1,1102722,1102722,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",810969676802805,810969676816525,0,32768.0,504073.0,40323912.0 +1,60633,1,1102722,1102722,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",810969676837363,810969676849123,0,32768.0,369531.0,29558556.0 +2,60633,1,1102722,1102722,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",810969676868522,810969676880402,0,32768.0,402918.0,32234036.0 diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/SQ_LEVEL_WAVES.csv b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/SQ_LEVEL_WAVES.csv new file mode 100644 index 0000000000..c59d8000e7 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/SQ_LEVEL_WAVES.csv @@ -0,0 +1,4 @@ +Dispatch_ID,GPU_ID,Queue_ID,PID,TID,Grid_Size,Workgroup_Size,LDS_Per_Workgroup,Scratch_Per_Workitem,Arch_VGPR,Accum_VGPR,SGPR,Wave_Size,Kernel_Name,Start_Timestamp,End_Timestamp,Correlation_ID,GRBM_COUNT,GRBM_GUI_ACTIVE,CPC_ME1_BUSY_FOR_PACKET_DECODE,SQ_CYCLES,SQ_WAVES,SQ_WAVE_CYCLES,SQ_BUSY_CYCLES,SQ_LEVEL_WAVES,SQ_ACCUM_PREV_HIRES +0,60633,1,1102733,1102733,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",810969676802805,810969676816525,0,486977.0,486977.0,287597.0,1947908.0,16384.0,38712781.0,643368.0,0.0,155189876.0 +1,60633,1,1102733,1102733,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",810969676837363,810969676849123,0,453307.0,453307.0,266894.0,1813228.0,16384.0,34185086.0,537047.0,0.0,137095332.0 +2,60633,1,1102733,1102733,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",810969676868522,810969676880402,0,417367.0,417367.0,227048.0,1669468.0,16384.0,35398046.0,555090.0,0.0,141949588.0 diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/log.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/log.txt new file mode 100644 index 0000000000..427cfb4ba4 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/log.txt @@ -0,0 +1,161 @@ +Omniperf version: 2.0.0 +Profiler choice: rocprofv2 +Path: /home/colramos/omniperf/tests/workloads/vcopy/MI300X_A1 +Target: MI300X_A1 +Command: ./tests/vcopy -n 1048576 -b 256 -i 3 +Kernel Selection: None +Dispatch Selection: None +Hardware Blocks: All + +~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ +Collecting Performance Counters +~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ + +[profiling] Current input file: tests/workloads/vcopy/MI300X_A1/perfmon/SQ_IFETCH_LEVEL.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - GRBM_COUNT + |-> [/opt/rocm/bin/rocprofv2] - GRBM_GUI_ACTIVE + |-> [/opt/rocm/bin/rocprofv2] - SQ_WAVES + |-> [/opt/rocm/bin/rocprofv2] - SQ_IFETCH + |-> [/opt/rocm/bin/rocprofv2] - SQ_IFETCH_LEVEL +[profiling] Current input file: tests/workloads/vcopy/MI300X_A1/perfmon/SQ_INST_LEVEL_LDS.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_LDS + |-> [/opt/rocm/bin/rocprofv2] - SQ_INST_LEVEL_LDS +[profiling] Current input file: tests/workloads/vcopy/MI300X_A1/perfmon/SQ_INST_LEVEL_SMEM.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_SMEM + |-> [/opt/rocm/bin/rocprofv2] - SQ_INST_LEVEL_SMEM + |-> [/opt/rocm/bin/rocprofv2] - SQ_ACCUM_PREV_HIRES + |-> [/opt/rocm/bin/rocprofv2] Enabling Counter Collection +[profiling] Current input file: tests/workloads/vcopy/MI300X_A1/perfmon/SQ_INST_LEVEL_VMEM.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VMEM + |-> [/opt/rocm/bin/rocprofv2] - SQ_INST_LEVEL_VMEM + |-> [/opt/rocm/bin/rocprofv2] - SQ_ACCUM_PREV_HIRES + |-> [/opt/rocm/bin/rocprofv2] Enabling Counter Collection +[profiling] Current input file: tests/workloads/vcopy/MI300X_A1/perfmon/SQ_LEVEL_WAVES.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - GRBM_COUNT + |-> [/opt/rocm/bin/rocprofv2] - GRBM_GUI_ACTIVE + |-> [/opt/rocm/bin/rocprofv2] - CPC_ME1_BUSY_FOR_PACKET_DECODE + |-> [/opt/rocm/bin/rocprofv2] - SQ_CYCLES + |-> [/opt/rocm/bin/rocprofv2] - SQ_WAVES +[profiling] Current input file: tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_0.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_CYCLES + |-> [/opt/rocm/bin/rocprofv2] - SQ_BUSY_CYCLES + |-> [/opt/rocm/bin/rocprofv2] - SQ_BUSY_CU_CYCLES +[profiling] Current input file: tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_1.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VMEM + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_SALU + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VSKIPPED + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS +[profiling] Current input file: tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_10.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQC_TC_DATA_ATOMIC_REQ + |-> [/opt/rocm/bin/rocprofv2] - SQC_TC_STALL + |-> [/opt/rocm/bin/rocprofv2] - SQC_TC_REQ + |-> [/opt/rocm/bin/rocprofv2] - SQC_DCACHE_REQ_READ_16 + |-> [/opt/rocm/bin/rocprofv2] - SQC_ICACHE_REQ +[profiling] Current input file: tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_11.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQC_DCACHE_INPUT_VALID_READYB + |-> [/opt/rocm/bin/rocprofv2] - SQC_DCACHE_ATOMIC +[profiling] Current input file: tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_12.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQC_DCACHE_REQ_READ_2 + |-> [/opt/rocm/bin/rocprofv2] - SQC_DCACHE_REQ_READ_4 + |-> [/opt/rocm/bin/rocprofv2] Enabling Counter Collection + |-> [/opt/rocm/bin/rocprofv2] vcopy testing on GCD 0 +[profiling] Current input file: tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_13.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - TCC_ATOMIC[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_BUBBLE[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_CYCLE[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_ATOMIC[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_ATOMIC[1] +[profiling] Current input file: tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_14.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_ATOMIC_LEVEL[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_RDREQ[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_RDREQ_32B[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_RDREQ_LEVEL[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_ATOMIC_LEVEL[1] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_RDREQ[1] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_RDREQ_32B[1] +[profiling] Current input file: tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_15.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_WRREQ[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_WRREQ_64B[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_EA0_WRREQ_LEVEL[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_HIT[0] +[profiling] Current input file: tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_16.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - TCC_MISS[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_READ[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_REQ[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_RW_REQ[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_MISS[1] +[profiling] Current input file: tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_17.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - TCC_TAG_STALL[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_TOO_MANY_EA_WRREQS_STALL[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_WRITE[0] + |-> [/opt/rocm/bin/rocprofv2] - TCC_TAG_STALL[1] +[profiling] Current input file: tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_2.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_TRANS_F16 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_ADD_F32 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_MUL_F32 +[profiling] Current input file: tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_3.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_TRANS_F64 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_INT32 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_INT64 +[profiling] Current input file: tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_4.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_BRANCH + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_SENDMSG + |-> [/opt/rocm/bin/rocprofv2] - SQ_WAIT_ANY + |-> [/opt/rocm/bin/rocprofv2] - SQ_WAIT_INST_ANY + |-> [/opt/rocm/bin/rocprofv2] - SQ_ACTIVE_INST_ANY +[profiling] Current input file: tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_5.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_ACTIVE_INST_SCA + |-> [/opt/rocm/bin/rocprofv2] - SQ_ACTIVE_INST_EXP_GDS + |-> [/opt/rocm/bin/rocprofv2] - SQ_ACTIVE_INST_MISC + |-> [/opt/rocm/bin/rocprofv2] - SQ_ACTIVE_INST_FLAT + |-> [/opt/rocm/bin/rocprofv2] - SQ_INST_CYCLES_VMEM_WR + |-> [/opt/rocm/bin/rocprofv2] - SQ_INST_CYCLES_VMEM_RD + |-> [/opt/rocm/bin/rocprofv2] - SQ_INST_CYCLES_SMEM +[profiling] Current input file: tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_6.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_THREAD_CYCLES_VALU + |-> [/opt/rocm/bin/rocprofv2] - SQ_IFETCH + |-> [/opt/rocm/bin/rocprofv2] - SQ_LDS_BANK_CONFLICT + |-> [/opt/rocm/bin/rocprofv2] - SQ_LDS_ADDR_CONFLICT +[profiling] Current input file: tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_7.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_WAVES_LT_32 + |-> [/opt/rocm/bin/rocprofv2] - SQ_WAVES_LT_16 + |-> [/opt/rocm/bin/rocprofv2] - SQ_ITEMS +[profiling] Current input file: tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_8.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_SMEM_NORM + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_MFMA + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_MFMA_I8 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_MFMA_F16 +[profiling] Current input file: tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_9.txt + |-> [/opt/rocm/bin/rocprofv2] ROCProfilerV2: Collecting the following counters: + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_MFMA_MOPS_I8 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_MFMA_MOPS_F16 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_MFMA_MOPS_BF16 + |-> [/opt/rocm/bin/rocprofv2] - SQ_INSTS_VALU_MFMA_MOPS_F32 +[profiling] Current input file: tests/workloads/vcopy/MI300X_A1/perfmon/timestamps.txt + |-> [/opt/rocm/bin/rocprofv2] vcopy testing on GCD 0 + |-> [/opt/rocm/bin/rocprofv2] Finished allocating vectors on the CPU + |-> [/opt/rocm/bin/rocprofv2] Finished allocating vectors on the GPU + |-> [/opt/rocm/bin/rocprofv2] Finished copying vectors to the GPU +[roofline] Roofline temporarily disabled in MI300 diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/SQ_IFETCH_LEVEL.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/SQ_IFETCH_LEVEL.txt new file mode 100644 index 0000000000..293092f641 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/SQ_IFETCH_LEVEL.txt @@ -0,0 +1,5 @@ +pmc: GRBM_COUNT GRBM_GUI_ACTIVE SQ_WAVES SQ_IFETCH SQ_IFETCH_LEVEL SQ_ACCUM_PREV_HIRES + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/SQ_INST_LEVEL_LDS.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/SQ_INST_LEVEL_LDS.txt new file mode 100644 index 0000000000..08439eedce --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/SQ_INST_LEVEL_LDS.txt @@ -0,0 +1,5 @@ +pmc: SQ_INSTS_LDS SQ_INST_LEVEL_LDS SQ_ACCUM_PREV_HIRES + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/SQ_INST_LEVEL_SMEM.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/SQ_INST_LEVEL_SMEM.txt new file mode 100644 index 0000000000..6cca322d4e --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/SQ_INST_LEVEL_SMEM.txt @@ -0,0 +1,5 @@ +pmc: SQ_INSTS_SMEM SQ_INST_LEVEL_SMEM SQ_ACCUM_PREV_HIRES + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/SQ_INST_LEVEL_VMEM.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/SQ_INST_LEVEL_VMEM.txt new file mode 100644 index 0000000000..e527ad31ba --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/SQ_INST_LEVEL_VMEM.txt @@ -0,0 +1,5 @@ +pmc: SQ_INSTS_VMEM SQ_INST_LEVEL_VMEM SQ_ACCUM_PREV_HIRES + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/SQ_LEVEL_WAVES.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/SQ_LEVEL_WAVES.txt new file mode 100644 index 0000000000..3f8e04adb3 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/SQ_LEVEL_WAVES.txt @@ -0,0 +1,5 @@ +pmc: GRBM_COUNT GRBM_GUI_ACTIVE CPC_ME1_BUSY_FOR_PACKET_DECODE SQ_CYCLES SQ_WAVES SQ_WAVE_CYCLES SQ_BUSY_CYCLES SQ_LEVEL_WAVES SQ_ACCUM_PREV_HIRES + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_0.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_0.txt new file mode 100644 index 0000000000..ebc550fbfe --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_0.txt @@ -0,0 +1,5 @@ +pmc: SQ_CYCLES SQ_BUSY_CYCLES SQ_BUSY_CU_CYCLES SQ_WAVES SQ_WAVE_CYCLES SQ_INSTS_VALU_CVT SQ_INSTS_VMEM_WR SQ_INSTS_VMEM_RD GRBM_COUNT GRBM_GUI_ACTIVE TCP_GATE_EN1_sum TCP_GATE_EN2_sum TCP_TD_TCP_STALL_CYCLES_sum TCP_TCR_TCP_STALL_CYCLES_sum TA_TA_BUSY_sum TA_BUFFER_WAVEFRONTS_sum TD_TD_BUSY_sum TD_TC_STALL_sum SPI_CSN_WINDOW_VALID SPI_CSN_BUSY CPC_CPC_STAT_BUSY CPC_CPC_STAT_IDLE CPF_CPF_STAT_BUSY CPF_CPF_STAT_STALL TCC_CYCLE_sum TCC_BUSY_sum TCC_PROBE_sum TCC_PROBE_ALL_sum + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_1.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_1.txt new file mode 100644 index 0000000000..9ad887ddbb --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_1.txt @@ -0,0 +1,5 @@ +pmc: SQ_INSTS_VMEM SQ_INSTS_SALU SQ_INSTS_VSKIPPED SQ_INSTS SQ_INSTS_VALU SQ_INSTS_VALU_ADD_F16 SQ_INSTS_VALU_MUL_F16 SQ_INSTS_VALU_FMA_F16 GRBM_SPI_BUSY TCP_READ_TAGCONFLICT_STALL_CYCLES_sum TCP_WRITE_TAGCONFLICT_STALL_CYCLES_sum TCP_ATOMIC_TAGCONFLICT_STALL_CYCLES_sum TCP_TA_TCP_STATE_READ_sum TA_BUFFER_READ_WAVEFRONTS_sum TA_BUFFER_WRITE_WAVEFRONTS_sum TD_SPI_STALL_sum TD_LOAD_WAVEFRONT_sum SPI_CSN_NUM_THREADGROUPS SPI_CSN_WAVE CPC_CPC_TCIU_BUSY CPC_CPC_TCIU_IDLE CPF_CPF_TCIU_BUSY CPF_CPF_TCIU_STALL TCC_NC_REQ_sum TCC_UC_REQ_sum TCC_CC_REQ_sum TCC_RW_REQ_sum + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_10.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_10.txt new file mode 100644 index 0000000000..21c59688f7 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_10.txt @@ -0,0 +1,5 @@ +pmc: SQC_TC_DATA_ATOMIC_REQ SQC_TC_STALL SQC_TC_REQ SQC_DCACHE_REQ_READ_16 SQC_ICACHE_REQ SQC_ICACHE_HITS SQC_ICACHE_MISSES SQC_ICACHE_MISSES_DUPLICATE + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_11.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_11.txt new file mode 100644 index 0000000000..df6d67d7b7 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_11.txt @@ -0,0 +1,5 @@ +pmc: SQC_DCACHE_INPUT_VALID_READYB SQC_DCACHE_ATOMIC SQC_DCACHE_REQ_READ_8 SQC_DCACHE_REQ SQC_DCACHE_HITS SQC_DCACHE_MISSES SQC_DCACHE_MISSES_DUPLICATE SQC_DCACHE_REQ_READ_1 + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_12.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_12.txt new file mode 100644 index 0000000000..6e5320c11c --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_12.txt @@ -0,0 +1,5 @@ +pmc: SQC_DCACHE_REQ_READ_2 SQC_DCACHE_REQ_READ_4 + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_13.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_13.txt new file mode 100644 index 0000000000..d95492c1cd --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_13.txt @@ -0,0 +1,5 @@ +pmc: TCC_ATOMIC[0] TCC_BUBBLE[0] TCC_CYCLE[0] TCC_EA0_ATOMIC[0] TCC_ATOMIC[1] TCC_BUBBLE[1] TCC_CYCLE[1] TCC_EA0_ATOMIC[1] TCC_ATOMIC[2] TCC_BUBBLE[2] TCC_CYCLE[2] TCC_EA0_ATOMIC[2] TCC_ATOMIC[3] TCC_BUBBLE[3] TCC_CYCLE[3] TCC_EA0_ATOMIC[3] TCC_ATOMIC[4] TCC_BUBBLE[4] TCC_CYCLE[4] TCC_EA0_ATOMIC[4] TCC_ATOMIC[5] TCC_BUBBLE[5] TCC_CYCLE[5] TCC_EA0_ATOMIC[5] TCC_ATOMIC[6] TCC_BUBBLE[6] TCC_CYCLE[6] TCC_EA0_ATOMIC[6] TCC_ATOMIC[7] TCC_BUBBLE[7] TCC_CYCLE[7] TCC_EA0_ATOMIC[7] TCC_ATOMIC[8] TCC_BUBBLE[8] TCC_CYCLE[8] TCC_EA0_ATOMIC[8] TCC_ATOMIC[9] TCC_BUBBLE[9] TCC_CYCLE[9] TCC_EA0_ATOMIC[9] TCC_ATOMIC[10] TCC_BUBBLE[10] TCC_CYCLE[10] TCC_EA0_ATOMIC[10] TCC_ATOMIC[11] TCC_BUBBLE[11] TCC_CYCLE[11] TCC_EA0_ATOMIC[11] TCC_ATOMIC[12] TCC_BUBBLE[12] TCC_CYCLE[12] TCC_EA0_ATOMIC[12] TCC_ATOMIC[13] TCC_BUBBLE[13] TCC_CYCLE[13] TCC_EA0_ATOMIC[13] TCC_ATOMIC[14] TCC_BUBBLE[14] TCC_CYCLE[14] TCC_EA0_ATOMIC[14] TCC_ATOMIC[15] TCC_BUBBLE[15] TCC_CYCLE[15] TCC_EA0_ATOMIC[15] + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_14.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_14.txt new file mode 100644 index 0000000000..28327b86d3 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_14.txt @@ -0,0 +1,5 @@ +pmc: TCC_EA0_ATOMIC_LEVEL[0] TCC_EA0_RDREQ[0] TCC_EA0_RDREQ_32B[0] TCC_EA0_RDREQ_LEVEL[0] TCC_EA0_ATOMIC_LEVEL[1] TCC_EA0_RDREQ[1] TCC_EA0_RDREQ_32B[1] TCC_EA0_RDREQ_LEVEL[1] TCC_EA0_ATOMIC_LEVEL[2] TCC_EA0_RDREQ[2] TCC_EA0_RDREQ_32B[2] TCC_EA0_RDREQ_LEVEL[2] TCC_EA0_ATOMIC_LEVEL[3] TCC_EA0_RDREQ[3] TCC_EA0_RDREQ_32B[3] TCC_EA0_RDREQ_LEVEL[3] TCC_EA0_ATOMIC_LEVEL[4] TCC_EA0_RDREQ[4] TCC_EA0_RDREQ_32B[4] TCC_EA0_RDREQ_LEVEL[4] TCC_EA0_ATOMIC_LEVEL[5] TCC_EA0_RDREQ[5] TCC_EA0_RDREQ_32B[5] TCC_EA0_RDREQ_LEVEL[5] TCC_EA0_ATOMIC_LEVEL[6] TCC_EA0_RDREQ[6] TCC_EA0_RDREQ_32B[6] TCC_EA0_RDREQ_LEVEL[6] TCC_EA0_ATOMIC_LEVEL[7] TCC_EA0_RDREQ[7] TCC_EA0_RDREQ_32B[7] TCC_EA0_RDREQ_LEVEL[7] TCC_EA0_ATOMIC_LEVEL[8] TCC_EA0_RDREQ[8] TCC_EA0_RDREQ_32B[8] TCC_EA0_RDREQ_LEVEL[8] TCC_EA0_ATOMIC_LEVEL[9] TCC_EA0_RDREQ[9] TCC_EA0_RDREQ_32B[9] TCC_EA0_RDREQ_LEVEL[9] TCC_EA0_ATOMIC_LEVEL[10] TCC_EA0_RDREQ[10] TCC_EA0_RDREQ_32B[10] TCC_EA0_RDREQ_LEVEL[10] TCC_EA0_ATOMIC_LEVEL[11] TCC_EA0_RDREQ[11] TCC_EA0_RDREQ_32B[11] TCC_EA0_RDREQ_LEVEL[11] TCC_EA0_ATOMIC_LEVEL[12] TCC_EA0_RDREQ[12] TCC_EA0_RDREQ_32B[12] TCC_EA0_RDREQ_LEVEL[12] TCC_EA0_ATOMIC_LEVEL[13] TCC_EA0_RDREQ[13] TCC_EA0_RDREQ_32B[13] TCC_EA0_RDREQ_LEVEL[13] TCC_EA0_ATOMIC_LEVEL[14] TCC_EA0_RDREQ[14] TCC_EA0_RDREQ_32B[14] TCC_EA0_RDREQ_LEVEL[14] TCC_EA0_ATOMIC_LEVEL[15] TCC_EA0_RDREQ[15] TCC_EA0_RDREQ_32B[15] TCC_EA0_RDREQ_LEVEL[15] + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_15.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_15.txt new file mode 100644 index 0000000000..033ae877ed --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_15.txt @@ -0,0 +1,5 @@ +pmc: TCC_EA0_WRREQ[0] TCC_EA0_WRREQ_64B[0] TCC_EA0_WRREQ_LEVEL[0] TCC_HIT[0] TCC_EA0_WRREQ[1] TCC_EA0_WRREQ_64B[1] TCC_EA0_WRREQ_LEVEL[1] TCC_HIT[1] TCC_EA0_WRREQ[2] TCC_EA0_WRREQ_64B[2] TCC_EA0_WRREQ_LEVEL[2] TCC_HIT[2] TCC_EA0_WRREQ[3] TCC_EA0_WRREQ_64B[3] TCC_EA0_WRREQ_LEVEL[3] TCC_HIT[3] TCC_EA0_WRREQ[4] TCC_EA0_WRREQ_64B[4] TCC_EA0_WRREQ_LEVEL[4] TCC_HIT[4] TCC_EA0_WRREQ[5] TCC_EA0_WRREQ_64B[5] TCC_EA0_WRREQ_LEVEL[5] TCC_HIT[5] TCC_EA0_WRREQ[6] TCC_EA0_WRREQ_64B[6] TCC_EA0_WRREQ_LEVEL[6] TCC_HIT[6] TCC_EA0_WRREQ[7] TCC_EA0_WRREQ_64B[7] TCC_EA0_WRREQ_LEVEL[7] TCC_HIT[7] TCC_EA0_WRREQ[8] TCC_EA0_WRREQ_64B[8] TCC_EA0_WRREQ_LEVEL[8] TCC_HIT[8] TCC_EA0_WRREQ[9] TCC_EA0_WRREQ_64B[9] TCC_EA0_WRREQ_LEVEL[9] TCC_HIT[9] TCC_EA0_WRREQ[10] TCC_EA0_WRREQ_64B[10] TCC_EA0_WRREQ_LEVEL[10] TCC_HIT[10] TCC_EA0_WRREQ[11] TCC_EA0_WRREQ_64B[11] TCC_EA0_WRREQ_LEVEL[11] TCC_HIT[11] TCC_EA0_WRREQ[12] TCC_EA0_WRREQ_64B[12] TCC_EA0_WRREQ_LEVEL[12] TCC_HIT[12] TCC_EA0_WRREQ[13] TCC_EA0_WRREQ_64B[13] TCC_EA0_WRREQ_LEVEL[13] TCC_HIT[13] TCC_EA0_WRREQ[14] TCC_EA0_WRREQ_64B[14] TCC_EA0_WRREQ_LEVEL[14] TCC_HIT[14] TCC_EA0_WRREQ[15] TCC_EA0_WRREQ_64B[15] TCC_EA0_WRREQ_LEVEL[15] TCC_HIT[15] + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_16.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_16.txt new file mode 100644 index 0000000000..123269c3f9 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_16.txt @@ -0,0 +1,5 @@ +pmc: TCC_MISS[0] TCC_READ[0] TCC_REQ[0] TCC_RW_REQ[0] TCC_MISS[1] TCC_READ[1] TCC_REQ[1] TCC_RW_REQ[1] TCC_MISS[2] TCC_READ[2] TCC_REQ[2] TCC_RW_REQ[2] TCC_MISS[3] TCC_READ[3] TCC_REQ[3] TCC_RW_REQ[3] TCC_MISS[4] TCC_READ[4] TCC_REQ[4] TCC_RW_REQ[4] TCC_MISS[5] TCC_READ[5] TCC_REQ[5] TCC_RW_REQ[5] TCC_MISS[6] TCC_READ[6] TCC_REQ[6] TCC_RW_REQ[6] TCC_MISS[7] TCC_READ[7] TCC_REQ[7] TCC_RW_REQ[7] TCC_MISS[8] TCC_READ[8] TCC_REQ[8] TCC_RW_REQ[8] TCC_MISS[9] TCC_READ[9] TCC_REQ[9] TCC_RW_REQ[9] TCC_MISS[10] TCC_READ[10] TCC_REQ[10] TCC_RW_REQ[10] TCC_MISS[11] TCC_READ[11] TCC_REQ[11] TCC_RW_REQ[11] TCC_MISS[12] TCC_READ[12] TCC_REQ[12] TCC_RW_REQ[12] TCC_MISS[13] TCC_READ[13] TCC_REQ[13] TCC_RW_REQ[13] TCC_MISS[14] TCC_READ[14] TCC_REQ[14] TCC_RW_REQ[14] TCC_MISS[15] TCC_READ[15] TCC_REQ[15] TCC_RW_REQ[15] + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_17.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_17.txt new file mode 100644 index 0000000000..102fb795bd --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_17.txt @@ -0,0 +1,5 @@ +pmc: TCC_TAG_STALL[0] TCC_TOO_MANY_EA_WRREQS_STALL[0] TCC_WRITE[0] TCC_TAG_STALL[1] TCC_TOO_MANY_EA_WRREQS_STALL[1] TCC_WRITE[1] TCC_TAG_STALL[2] TCC_TOO_MANY_EA_WRREQS_STALL[2] TCC_WRITE[2] TCC_TAG_STALL[3] TCC_TOO_MANY_EA_WRREQS_STALL[3] TCC_WRITE[3] TCC_TAG_STALL[4] TCC_TOO_MANY_EA_WRREQS_STALL[4] TCC_WRITE[4] TCC_TAG_STALL[5] TCC_TOO_MANY_EA_WRREQS_STALL[5] TCC_WRITE[5] TCC_TAG_STALL[6] TCC_TOO_MANY_EA_WRREQS_STALL[6] TCC_WRITE[6] TCC_TAG_STALL[7] TCC_TOO_MANY_EA_WRREQS_STALL[7] TCC_WRITE[7] TCC_TAG_STALL[8] TCC_TOO_MANY_EA_WRREQS_STALL[8] TCC_WRITE[8] TCC_TAG_STALL[9] TCC_TOO_MANY_EA_WRREQS_STALL[9] TCC_WRITE[9] TCC_TAG_STALL[10] TCC_TOO_MANY_EA_WRREQS_STALL[10] TCC_WRITE[10] TCC_TAG_STALL[11] TCC_TOO_MANY_EA_WRREQS_STALL[11] TCC_WRITE[11] TCC_TAG_STALL[12] TCC_TOO_MANY_EA_WRREQS_STALL[12] TCC_WRITE[12] TCC_TAG_STALL[13] TCC_TOO_MANY_EA_WRREQS_STALL[13] TCC_WRITE[13] TCC_TAG_STALL[14] TCC_TOO_MANY_EA_WRREQS_STALL[14] TCC_WRITE[14] TCC_TAG_STALL[15] TCC_TOO_MANY_EA_WRREQS_STALL[15] TCC_WRITE[15] + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_2.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_2.txt new file mode 100644 index 0000000000..8ff8201c5a --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_2.txt @@ -0,0 +1,5 @@ +pmc: SQ_INSTS_VALU_TRANS_F16 SQ_INSTS_VALU_ADD_F32 SQ_INSTS_VALU_MUL_F32 SQ_INSTS_VALU_FMA_F32 SQ_INSTS_VALU_TRANS_F32 SQ_INSTS_VALU_ADD_F64 SQ_INSTS_VALU_MUL_F64 SQ_INSTS_VALU_FMA_F64 TCP_VOLATILE_sum TCP_TOTAL_ACCESSES_sum TCP_TOTAL_READ_sum TCP_TOTAL_WRITE_sum TA_BUFFER_ATOMIC_WAVEFRONTS_sum TA_BUFFER_TOTAL_CYCLES_sum TD_ATOMIC_WAVEFRONT_sum TD_STORE_WAVEFRONT_sum SPI_RA_REQ_NO_ALLOC SPI_RA_REQ_NO_ALLOC_CSN CPC_CPC_STAT_STALL CPC_UTCL1_STALL_ON_TRANSLATION CPF_CPF_STAT_IDLE CPF_CPF_TCIU_IDLE TCC_REQ_sum TCC_STREAMING_REQ_sum TCC_HIT_sum TCC_MISS_sum + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_3.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_3.txt new file mode 100644 index 0000000000..cb10e4801d --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_3.txt @@ -0,0 +1,5 @@ +pmc: SQ_INSTS_VALU_TRANS_F64 SQ_INSTS_VALU_INT32 SQ_INSTS_VALU_INT64 SQ_INSTS_SMEM SQ_INSTS_FLAT SQ_INSTS_LDS SQ_INSTS_GDS SQ_INSTS_EXP_GDS TCP_TOTAL_ATOMIC_WITH_RET_sum TCP_TOTAL_ATOMIC_WITHOUT_RET_sum TCP_TOTAL_WRITEBACK_INVALIDATES_sum TCP_TOTAL_CACHE_ACCESSES_sum TA_BUFFER_COALESCED_READ_CYCLES_sum TA_BUFFER_COALESCED_WRITE_CYCLES_sum TD_COALESCABLE_WAVEFRONT_sum SPI_RA_RES_STALL_CSN SPI_RA_TMP_STALL_CSN CPC_CPC_UTCL2IU_BUSY CPC_CPC_UTCL2IU_IDLE CPF_CMP_UTCL1_STALL_ON_TRANSLATION TCC_READ_sum TCC_WRITE_sum TCC_ATOMIC_sum TCC_WRITEBACK_sum + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_4.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_4.txt new file mode 100644 index 0000000000..e4e6069e38 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_4.txt @@ -0,0 +1,5 @@ +pmc: SQ_INSTS_BRANCH SQ_INSTS_SENDMSG SQ_WAIT_ANY SQ_WAIT_INST_ANY SQ_ACTIVE_INST_ANY SQ_ACTIVE_INST_VMEM SQ_ACTIVE_INST_LDS SQ_ACTIVE_INST_VALU TCP_UTCL1_TRANSLATION_MISS_sum TCP_UTCL1_TRANSLATION_HIT_sum TCP_UTCL1_PERMISSION_MISS_sum TCP_UTCL1_REQUEST_sum TA_ADDR_STALLED_BY_TC_CYCLES_sum TA_TOTAL_WAVEFRONTS_sum SPI_RA_WAVE_SIMD_FULL_CSN SPI_RA_VGPR_SIMD_FULL_CSN CPC_CPC_UTCL2IU_STALL CPC_ME1_BUSY_FOR_PACKET_DECODE TCC_EA0_WRREQ_sum TCC_EA0_WRREQ_64B_sum TCC_EA0_WR_UNCACHED_32B_sum TCC_EA0_WRREQ_DRAM_sum + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_5.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_5.txt new file mode 100644 index 0000000000..77bd288232 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_5.txt @@ -0,0 +1,5 @@ +pmc: SQ_ACTIVE_INST_SCA SQ_ACTIVE_INST_EXP_GDS SQ_ACTIVE_INST_MISC SQ_ACTIVE_INST_FLAT SQ_INST_CYCLES_VMEM_WR SQ_INST_CYCLES_VMEM_RD SQ_INST_CYCLES_SMEM SQ_INST_CYCLES_SALU TCP_TCC_READ_REQ_sum TCP_TCC_WRITE_REQ_sum TCP_TCC_ATOMIC_WITH_RET_REQ_sum TCP_TCC_ATOMIC_WITHOUT_RET_REQ_sum TA_ADDR_STALLED_BY_TD_CYCLES_sum TA_DATA_STALLED_BY_TC_CYCLES_sum SPI_RA_SGPR_SIMD_FULL_CSN SPI_RA_LDS_CU_FULL_CSN CPC_ME1_DC0_SPI_BUSY TCC_EA0_RDREQ_sum TCC_EA0_RDREQ_32B_sum TCC_BUBBLE_sum TCC_EA0_RD_UNCACHED_32B_sum + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_6.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_6.txt new file mode 100644 index 0000000000..609c184df8 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_6.txt @@ -0,0 +1,5 @@ +pmc: SQ_THREAD_CYCLES_VALU SQ_IFETCH SQ_LDS_BANK_CONFLICT SQ_LDS_ADDR_CONFLICT SQ_LDS_UNALIGNED_STALL SQ_WAVES_EQ_64 SQ_WAVES_LT_64 SQ_WAVES_LT_48 TCP_TCC_NC_READ_REQ_sum TCP_TCC_NC_WRITE_REQ_sum TCP_TCC_NC_ATOMIC_REQ_sum TCP_TCC_UC_READ_REQ_sum TA_FLAT_WAVEFRONTS_sum TA_FLAT_READ_WAVEFRONTS_sum SPI_RA_BAR_CU_FULL_CSN SPI_RA_TGLIM_CU_FULL_CSN TCC_EA0_RDREQ_DRAM_sum TCC_TAG_STALL_sum TCC_NORMAL_WRITEBACK_sum TCC_ALL_TC_OP_WB_WRITEBACK_sum + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_7.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_7.txt new file mode 100644 index 0000000000..5881e5fb8f --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_7.txt @@ -0,0 +1,5 @@ +pmc: SQ_WAVES_LT_32 SQ_WAVES_LT_16 SQ_ITEMS SQ_LDS_MEM_VIOLATIONS SQ_LDS_ATOMIC_RETURN SQ_LDS_IDX_ACTIVE SQ_WAVES_RESTORED SQ_WAVES_SAVED TCP_TCC_UC_WRITE_REQ_sum TCP_TCC_UC_ATOMIC_REQ_sum TCP_TCC_CC_READ_REQ_sum TCP_TCC_CC_WRITE_REQ_sum TA_FLAT_WRITE_WAVEFRONTS_sum TA_FLAT_ATOMIC_WAVEFRONTS_sum SPI_RA_WVLIM_STALL_CSN SPI_SWC_CSC_WR TCC_NORMAL_EVICT_sum TCC_ALL_TC_OP_INV_EVICT_sum TCC_TOO_MANY_EA_WRREQS_STALL_sum TCC_EA0_ATOMIC_sum + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_8.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_8.txt new file mode 100644 index 0000000000..66317384f5 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_8.txt @@ -0,0 +1,5 @@ +pmc: SQ_INSTS_SMEM_NORM SQ_INSTS_MFMA SQ_INSTS_VALU_MFMA_I8 SQ_INSTS_VALU_MFMA_F16 SQ_INSTS_VALU_MFMA_BF16 SQ_INSTS_VALU_MFMA_F32 SQ_INSTS_VALU_MFMA_F64 SQ_VALU_MFMA_BUSY_CYCLES TCP_TCC_CC_ATOMIC_REQ_sum TCP_TCC_RW_READ_REQ_sum TCP_TCC_RW_WRITE_REQ_sum TCP_TCC_RW_ATOMIC_REQ_sum SPI_VWC_CSC_WR SPI_RA_BULKY_CU_FULL_CSN TCC_EA0_RDREQ_LEVEL_sum TCC_EA0_WRREQ_LEVEL_sum TCC_EA0_ATOMIC_LEVEL_sum TCC_EA0_WRREQ_STALL_sum + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_9.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_9.txt new file mode 100644 index 0000000000..60ceab315a --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/pmc_perf_9.txt @@ -0,0 +1,5 @@ +pmc: SQ_INSTS_VALU_MFMA_MOPS_I8 SQ_INSTS_VALU_MFMA_MOPS_F16 SQ_INSTS_VALU_MFMA_MOPS_BF16 SQ_INSTS_VALU_MFMA_MOPS_F32 SQ_INSTS_VALU_MFMA_MOPS_F64 SQC_TC_INST_REQ SQC_TC_DATA_READ_REQ SQC_TC_DATA_WRITE_REQ TCP_PENDING_STALL_CYCLES_sum + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/timestamps.txt b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/timestamps.txt new file mode 100644 index 0000000000..676cca1b80 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/perfmon/timestamps.txt @@ -0,0 +1,5 @@ +pmc: + +gpu: +range: +kernel: diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/pmc_perf.csv b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/pmc_perf.csv new file mode 100644 index 0000000000..7a59383be0 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/pmc_perf.csv @@ -0,0 +1,4 @@ +Dispatch_ID,GPU_ID,Grid_Size,Workgroup_Size,LDS_Per_Workgroup,Scratch_Per_Workitem,Arch_VGPR,Accum_VGPR,SGPR,Wave_Size,Kernel_Name,Correlation_ID,SQC_DCACHE_INPUT_VALID_READYB,SQC_DCACHE_ATOMIC,SQC_DCACHE_REQ_READ_8,SQC_DCACHE_REQ,SQC_DCACHE_HITS,SQC_DCACHE_MISSES,SQC_DCACHE_MISSES_DUPLICATE,SQC_DCACHE_REQ_READ_1,Wave_Size_1,Correlation_ID_1,XCC_Index,TCC_ATOMIC[0],TCC_BUBBLE[0],TCC_CYCLE[0],TCC_EA0_ATOMIC[0],TCC_ATOMIC[1],TCC_BUBBLE[1],TCC_CYCLE[1],TCC_EA0_ATOMIC[1],TCC_ATOMIC[2],TCC_BUBBLE[2],TCC_CYCLE[2],TCC_EA0_ATOMIC[2],TCC_ATOMIC[3],TCC_BUBBLE[3],TCC_CYCLE[3],TCC_EA0_ATOMIC[3],TCC_ATOMIC[4],TCC_BUBBLE[4],TCC_CYCLE[4],TCC_EA0_ATOMIC[4],TCC_ATOMIC[5],TCC_BUBBLE[5],TCC_CYCLE[5],TCC_EA0_ATOMIC[5],TCC_ATOMIC[6],TCC_BUBBLE[6],TCC_CYCLE[6],TCC_EA0_ATOMIC[6],TCC_ATOMIC[7],TCC_BUBBLE[7],TCC_CYCLE[7],TCC_EA0_ATOMIC[7],TCC_ATOMIC[8],TCC_BUBBLE[8],TCC_CYCLE[8],TCC_EA0_ATOMIC[8],TCC_ATOMIC[9],TCC_BUBBLE[9],TCC_CYCLE[9],TCC_EA0_ATOMIC[9],TCC_ATOMIC[10],TCC_BUBBLE[10],TCC_CYCLE[10],TCC_EA0_ATOMIC[10],TCC_ATOMIC[11],TCC_BUBBLE[11],TCC_CYCLE[11],TCC_EA0_ATOMIC[11],TCC_ATOMIC[12],TCC_BUBBLE[12],TCC_CYCLE[12],TCC_EA0_ATOMIC[12],TCC_ATOMIC[13],TCC_BUBBLE[13],TCC_CYCLE[13],TCC_EA0_ATOMIC[13],TCC_ATOMIC[14],TCC_BUBBLE[14],TCC_CYCLE[14],TCC_EA0_ATOMIC[14],TCC_ATOMIC[15],TCC_BUBBLE[15],TCC_CYCLE[15],TCC_EA0_ATOMIC[15],TCC_ATOMIC[16],TCC_BUBBLE[16],TCC_CYCLE[16],TCC_EA0_ATOMIC[16],TCC_ATOMIC[17],TCC_BUBBLE[17],TCC_CYCLE[17],TCC_EA0_ATOMIC[17],TCC_ATOMIC[18],TCC_BUBBLE[18],TCC_CYCLE[18],TCC_EA0_ATOMIC[18],TCC_ATOMIC[19],TCC_BUBBLE[19],TCC_CYCLE[19],TCC_EA0_ATOMIC[19],TCC_ATOMIC[20],TCC_BUBBLE[20],TCC_CYCLE[20],TCC_EA0_ATOMIC[20],TCC_ATOMIC[21],TCC_BUBBLE[21],TCC_CYCLE[21],TCC_EA0_ATOMIC[21],TCC_ATOMIC[22],TCC_BUBBLE[22],TCC_CYCLE[22],TCC_EA0_ATOMIC[22],TCC_ATOMIC[23],TCC_BUBBLE[23],TCC_CYCLE[23],TCC_EA0_ATOMIC[23],TCC_ATOMIC[24],TCC_BUBBLE[24],TCC_CYCLE[24],TCC_EA0_ATOMIC[24],TCC_ATOMIC[25],TCC_BUBBLE[25],TCC_CYCLE[25],TCC_EA0_ATOMIC[25],TCC_ATOMIC[26],TCC_BUBBLE[26],TCC_CYCLE[26],TCC_EA0_ATOMIC[26],TCC_ATOMIC[27],TCC_BUBBLE[27],TCC_CYCLE[27],TCC_EA0_ATOMIC[27],TCC_ATOMIC[28],TCC_BUBBLE[28],TCC_CYCLE[28],TCC_EA0_ATOMIC[28],TCC_ATOMIC[29],TCC_BUBBLE[29],TCC_CYCLE[29],TCC_EA0_ATOMIC[29],TCC_ATOMIC[30],TCC_BUBBLE[30],TCC_CYCLE[30],TCC_EA0_ATOMIC[30],TCC_ATOMIC[31],TCC_BUBBLE[31],TCC_CYCLE[31],TCC_EA0_ATOMIC[31],TCC_ATOMIC[32],TCC_BUBBLE[32],TCC_CYCLE[32],TCC_EA0_ATOMIC[32],TCC_ATOMIC[33],TCC_BUBBLE[33],TCC_CYCLE[33],TCC_EA0_ATOMIC[33],TCC_ATOMIC[34],TCC_BUBBLE[34],TCC_CYCLE[34],TCC_EA0_ATOMIC[34],TCC_ATOMIC[35],TCC_BUBBLE[35],TCC_CYCLE[35],TCC_EA0_ATOMIC[35],TCC_ATOMIC[36],TCC_BUBBLE[36],TCC_CYCLE[36],TCC_EA0_ATOMIC[36],TCC_ATOMIC[37],TCC_BUBBLE[37],TCC_CYCLE[37],TCC_EA0_ATOMIC[37],TCC_ATOMIC[38],TCC_BUBBLE[38],TCC_CYCLE[38],TCC_EA0_ATOMIC[38],TCC_ATOMIC[39],TCC_BUBBLE[39],TCC_CYCLE[39],TCC_EA0_ATOMIC[39],TCC_ATOMIC[40],TCC_BUBBLE[40],TCC_CYCLE[40],TCC_EA0_ATOMIC[40],TCC_ATOMIC[41],TCC_BUBBLE[41],TCC_CYCLE[41],TCC_EA0_ATOMIC[41],TCC_ATOMIC[42],TCC_BUBBLE[42],TCC_CYCLE[42],TCC_EA0_ATOMIC[42],TCC_ATOMIC[43],TCC_BUBBLE[43],TCC_CYCLE[43],TCC_EA0_ATOMIC[43],TCC_ATOMIC[44],TCC_BUBBLE[44],TCC_CYCLE[44],TCC_EA0_ATOMIC[44],TCC_ATOMIC[45],TCC_BUBBLE[45],TCC_CYCLE[45],TCC_EA0_ATOMIC[45],TCC_ATOMIC[46],TCC_BUBBLE[46],TCC_CYCLE[46],TCC_EA0_ATOMIC[46],TCC_ATOMIC[47],TCC_BUBBLE[47],TCC_CYCLE[47],TCC_EA0_ATOMIC[47],TCC_ATOMIC[48],TCC_BUBBLE[48],TCC_CYCLE[48],TCC_EA0_ATOMIC[48],TCC_ATOMIC[49],TCC_BUBBLE[49],TCC_CYCLE[49],TCC_EA0_ATOMIC[49],TCC_ATOMIC[50],TCC_BUBBLE[50],TCC_CYCLE[50],TCC_EA0_ATOMIC[50],TCC_ATOMIC[51],TCC_BUBBLE[51],TCC_CYCLE[51],TCC_EA0_ATOMIC[51],TCC_ATOMIC[52],TCC_BUBBLE[52],TCC_CYCLE[52],TCC_EA0_ATOMIC[52],TCC_ATOMIC[53],TCC_BUBBLE[53],TCC_CYCLE[53],TCC_EA0_ATOMIC[53],TCC_ATOMIC[54],TCC_BUBBLE[54],TCC_CYCLE[54],TCC_EA0_ATOMIC[54],TCC_ATOMIC[55],TCC_BUBBLE[55],TCC_CYCLE[55],TCC_EA0_ATOMIC[55],TCC_ATOMIC[56],TCC_BUBBLE[56],TCC_CYCLE[56],TCC_EA0_ATOMIC[56],TCC_ATOMIC[57],TCC_BUBBLE[57],TCC_CYCLE[57],TCC_EA0_ATOMIC[57],TCC_ATOMIC[58],TCC_BUBBLE[58],TCC_CYCLE[58],TCC_EA0_ATOMIC[58],TCC_ATOMIC[59],TCC_BUBBLE[59],TCC_CYCLE[59],TCC_EA0_ATOMIC[59],TCC_ATOMIC[60],TCC_BUBBLE[60],TCC_CYCLE[60],TCC_EA0_ATOMIC[60],TCC_ATOMIC[61],TCC_BUBBLE[61],TCC_CYCLE[61],TCC_EA0_ATOMIC[61],TCC_ATOMIC[62],TCC_BUBBLE[62],TCC_CYCLE[62],TCC_EA0_ATOMIC[62],TCC_ATOMIC[63],TCC_BUBBLE[63],TCC_CYCLE[63],TCC_EA0_ATOMIC[63],TCC_ATOMIC[64],TCC_BUBBLE[64],TCC_CYCLE[64],TCC_EA0_ATOMIC[64],TCC_ATOMIC[65],TCC_BUBBLE[65],TCC_CYCLE[65],TCC_EA0_ATOMIC[65],TCC_ATOMIC[66],TCC_BUBBLE[66],TCC_CYCLE[66],TCC_EA0_ATOMIC[66],TCC_ATOMIC[67],TCC_BUBBLE[67],TCC_CYCLE[67],TCC_EA0_ATOMIC[67],TCC_ATOMIC[68],TCC_BUBBLE[68],TCC_CYCLE[68],TCC_EA0_ATOMIC[68],TCC_ATOMIC[69],TCC_BUBBLE[69],TCC_CYCLE[69],TCC_EA0_ATOMIC[69],TCC_ATOMIC[70],TCC_BUBBLE[70],TCC_CYCLE[70],TCC_EA0_ATOMIC[70],TCC_ATOMIC[71],TCC_BUBBLE[71],TCC_CYCLE[71],TCC_EA0_ATOMIC[71],TCC_ATOMIC[72],TCC_BUBBLE[72],TCC_CYCLE[72],TCC_EA0_ATOMIC[72],TCC_ATOMIC[73],TCC_BUBBLE[73],TCC_CYCLE[73],TCC_EA0_ATOMIC[73],TCC_ATOMIC[74],TCC_BUBBLE[74],TCC_CYCLE[74],TCC_EA0_ATOMIC[74],TCC_ATOMIC[75],TCC_BUBBLE[75],TCC_CYCLE[75],TCC_EA0_ATOMIC[75],TCC_ATOMIC[76],TCC_BUBBLE[76],TCC_CYCLE[76],TCC_EA0_ATOMIC[76],TCC_ATOMIC[77],TCC_BUBBLE[77],TCC_CYCLE[77],TCC_EA0_ATOMIC[77],TCC_ATOMIC[78],TCC_BUBBLE[78],TCC_CYCLE[78],TCC_EA0_ATOMIC[78],TCC_ATOMIC[79],TCC_BUBBLE[79],TCC_CYCLE[79],TCC_EA0_ATOMIC[79],TCC_ATOMIC[80],TCC_BUBBLE[80],TCC_CYCLE[80],TCC_EA0_ATOMIC[80],TCC_ATOMIC[81],TCC_BUBBLE[81],TCC_CYCLE[81],TCC_EA0_ATOMIC[81],TCC_ATOMIC[82],TCC_BUBBLE[82],TCC_CYCLE[82],TCC_EA0_ATOMIC[82],TCC_ATOMIC[83],TCC_BUBBLE[83],TCC_CYCLE[83],TCC_EA0_ATOMIC[83],TCC_ATOMIC[84],TCC_BUBBLE[84],TCC_CYCLE[84],TCC_EA0_ATOMIC[84],TCC_ATOMIC[85],TCC_BUBBLE[85],TCC_CYCLE[85],TCC_EA0_ATOMIC[85],TCC_ATOMIC[86],TCC_BUBBLE[86],TCC_CYCLE[86],TCC_EA0_ATOMIC[86],TCC_ATOMIC[87],TCC_BUBBLE[87],TCC_CYCLE[87],TCC_EA0_ATOMIC[87],TCC_ATOMIC[88],TCC_BUBBLE[88],TCC_CYCLE[88],TCC_EA0_ATOMIC[88],TCC_ATOMIC[89],TCC_BUBBLE[89],TCC_CYCLE[89],TCC_EA0_ATOMIC[89],TCC_ATOMIC[90],TCC_BUBBLE[90],TCC_CYCLE[90],TCC_EA0_ATOMIC[90],TCC_ATOMIC[91],TCC_BUBBLE[91],TCC_CYCLE[91],TCC_EA0_ATOMIC[91],TCC_ATOMIC[92],TCC_BUBBLE[92],TCC_CYCLE[92],TCC_EA0_ATOMIC[92],TCC_ATOMIC[93],TCC_BUBBLE[93],TCC_CYCLE[93],TCC_EA0_ATOMIC[93],TCC_ATOMIC[94],TCC_BUBBLE[94],TCC_CYCLE[94],TCC_EA0_ATOMIC[94],TCC_ATOMIC[95],TCC_BUBBLE[95],TCC_CYCLE[95],TCC_EA0_ATOMIC[95],TCC_ATOMIC[96],TCC_BUBBLE[96],TCC_CYCLE[96],TCC_EA0_ATOMIC[96],TCC_ATOMIC[97],TCC_BUBBLE[97],TCC_CYCLE[97],TCC_EA0_ATOMIC[97],TCC_ATOMIC[98],TCC_BUBBLE[98],TCC_CYCLE[98],TCC_EA0_ATOMIC[98],TCC_ATOMIC[99],TCC_BUBBLE[99],TCC_CYCLE[99],TCC_EA0_ATOMIC[99],TCC_ATOMIC[100],TCC_BUBBLE[100],TCC_CYCLE[100],TCC_EA0_ATOMIC[100],TCC_ATOMIC[101],TCC_BUBBLE[101],TCC_CYCLE[101],TCC_EA0_ATOMIC[101],TCC_ATOMIC[102],TCC_BUBBLE[102],TCC_CYCLE[102],TCC_EA0_ATOMIC[102],TCC_ATOMIC[103],TCC_BUBBLE[103],TCC_CYCLE[103],TCC_EA0_ATOMIC[103],TCC_ATOMIC[104],TCC_BUBBLE[104],TCC_CYCLE[104],TCC_EA0_ATOMIC[104],TCC_ATOMIC[105],TCC_BUBBLE[105],TCC_CYCLE[105],TCC_EA0_ATOMIC[105],TCC_ATOMIC[106],TCC_BUBBLE[106],TCC_CYCLE[106],TCC_EA0_ATOMIC[106],TCC_ATOMIC[107],TCC_BUBBLE[107],TCC_CYCLE[107],TCC_EA0_ATOMIC[107],TCC_ATOMIC[108],TCC_BUBBLE[108],TCC_CYCLE[108],TCC_EA0_ATOMIC[108],TCC_ATOMIC[109],TCC_BUBBLE[109],TCC_CYCLE[109],TCC_EA0_ATOMIC[109],TCC_ATOMIC[110],TCC_BUBBLE[110],TCC_CYCLE[110],TCC_EA0_ATOMIC[110],TCC_ATOMIC[111],TCC_BUBBLE[111],TCC_CYCLE[111],TCC_EA0_ATOMIC[111],TCC_ATOMIC[112],TCC_BUBBLE[112],TCC_CYCLE[112],TCC_EA0_ATOMIC[112],TCC_ATOMIC[113],TCC_BUBBLE[113],TCC_CYCLE[113],TCC_EA0_ATOMIC[113],TCC_ATOMIC[114],TCC_BUBBLE[114],TCC_CYCLE[114],TCC_EA0_ATOMIC[114],TCC_ATOMIC[115],TCC_BUBBLE[115],TCC_CYCLE[115],TCC_EA0_ATOMIC[115],TCC_ATOMIC[116],TCC_BUBBLE[116],TCC_CYCLE[116],TCC_EA0_ATOMIC[116],TCC_ATOMIC[117],TCC_BUBBLE[117],TCC_CYCLE[117],TCC_EA0_ATOMIC[117],TCC_ATOMIC[118],TCC_BUBBLE[118],TCC_CYCLE[118],TCC_EA0_ATOMIC[118],TCC_ATOMIC[119],TCC_BUBBLE[119],TCC_CYCLE[119],TCC_EA0_ATOMIC[119],TCC_ATOMIC[120],TCC_BUBBLE[120],TCC_CYCLE[120],TCC_EA0_ATOMIC[120],TCC_ATOMIC[121],TCC_BUBBLE[121],TCC_CYCLE[121],TCC_EA0_ATOMIC[121],TCC_ATOMIC[122],TCC_BUBBLE[122],TCC_CYCLE[122],TCC_EA0_ATOMIC[122],TCC_ATOMIC[123],TCC_BUBBLE[123],TCC_CYCLE[123],TCC_EA0_ATOMIC[123],TCC_ATOMIC[124],TCC_BUBBLE[124],TCC_CYCLE[124],TCC_EA0_ATOMIC[124],TCC_ATOMIC[125],TCC_BUBBLE[125],TCC_CYCLE[125],TCC_EA0_ATOMIC[125],TCC_ATOMIC[126],TCC_BUBBLE[126],TCC_CYCLE[126],TCC_EA0_ATOMIC[126],TCC_ATOMIC[127],TCC_BUBBLE[127],TCC_CYCLE[127],TCC_EA0_ATOMIC[127],Wave_Size_2,Correlation_ID_2,SQ_WAVES_LT_32,SQ_WAVES_LT_16,SQ_ITEMS,SQ_LDS_MEM_VIOLATIONS,SQ_LDS_ATOMIC_RETURN,SQ_LDS_IDX_ACTIVE,SQ_WAVES_RESTORED,SQ_WAVES_SAVED,SPI_RA_WVLIM_STALL_CSN,SPI_SWC_CSC_WR,TA_FLAT_ATOMIC_WAVEFRONTS_sum,TA_FLAT_WRITE_WAVEFRONTS_sum,TCC_ALL_TC_OP_INV_EVICT_sum,TCC_EA0_ATOMIC_sum,TCC_NORMAL_EVICT_sum,TCC_TOO_MANY_EA_WRREQS_STALL_sum,TCP_TCC_CC_READ_REQ_sum,TCP_TCC_CC_WRITE_REQ_sum,TCP_TCC_UC_ATOMIC_REQ_sum,TCP_TCC_UC_WRITE_REQ_sum,Wave_Size_3,Correlation_ID_3,SQ_INSTS_SMEM_NORM,SQ_INSTS_MFMA,SQ_INSTS_VALU_MFMA_I8,SQ_INSTS_VALU_MFMA_F16,SQ_INSTS_VALU_MFMA_BF16,SQ_INSTS_VALU_MFMA_F32,SQ_INSTS_VALU_MFMA_F64,SQ_VALU_MFMA_BUSY_CYCLES,SPI_VWC_CSC_WR,SPI_RA_BULKY_CU_FULL_CSN,TCC_EA0_ATOMIC_LEVEL_sum,TCC_EA0_RDREQ_LEVEL_sum,TCC_EA0_WRREQ_LEVEL_sum,TCC_EA0_WRREQ_STALL_sum,TCP_TCC_CC_ATOMIC_REQ_sum,TCP_TCC_RW_ATOMIC_REQ_sum,TCP_TCC_RW_READ_REQ_sum,TCP_TCC_RW_WRITE_REQ_sum,Wave_Size_4,Correlation_ID_4,SQ_INSTS_VALU_TRANS_F16,SQ_INSTS_VALU_ADD_F32,SQ_INSTS_VALU_MUL_F32,SQ_INSTS_VALU_FMA_F32,SQ_INSTS_VALU_TRANS_F32,SQ_INSTS_VALU_ADD_F64,SQ_INSTS_VALU_MUL_F64,SQ_INSTS_VALU_FMA_F64,SPI_RA_REQ_NO_ALLOC,SPI_RA_REQ_NO_ALLOC_CSN,CPC_CPC_STAT_STALL,CPC_UTCL1_STALL_ON_TRANSLATION,CPF_CPF_STAT_IDLE,CPF_CPF_TCIU_IDLE,TA_BUFFER_ATOMIC_WAVEFRONTS_sum,TA_BUFFER_TOTAL_CYCLES_sum,TCC_HIT_sum,TCC_MISS_sum,TCC_REQ_sum,TCC_STREAMING_REQ_sum,TCP_TOTAL_ACCESSES_sum,TCP_TOTAL_READ_sum,TCP_TOTAL_WRITE_sum,TCP_VOLATILE_sum,TD_ATOMIC_WAVEFRONT_sum,TD_STORE_WAVEFRONT_sum,Wave_Size_5,Correlation_ID_5,XCC_Index_5,TCC_MISS[0],TCC_READ[0],TCC_REQ[0],TCC_RW_REQ[0],TCC_MISS[1],TCC_READ[1],TCC_REQ[1],TCC_RW_REQ[1],TCC_MISS[2],TCC_READ[2],TCC_REQ[2],TCC_RW_REQ[2],TCC_MISS[3],TCC_READ[3],TCC_REQ[3],TCC_RW_REQ[3],TCC_MISS[4],TCC_READ[4],TCC_REQ[4],TCC_RW_REQ[4],TCC_MISS[5],TCC_READ[5],TCC_REQ[5],TCC_RW_REQ[5],TCC_MISS[6],TCC_READ[6],TCC_REQ[6],TCC_RW_REQ[6],TCC_MISS[7],TCC_READ[7],TCC_REQ[7],TCC_RW_REQ[7],TCC_MISS[8],TCC_READ[8],TCC_REQ[8],TCC_RW_REQ[8],TCC_MISS[9],TCC_READ[9],TCC_REQ[9],TCC_RW_REQ[9],TCC_MISS[10],TCC_READ[10],TCC_REQ[10],TCC_RW_REQ[10],TCC_MISS[11],TCC_READ[11],TCC_REQ[11],TCC_RW_REQ[11],TCC_MISS[12],TCC_READ[12],TCC_REQ[12],TCC_RW_REQ[12],TCC_MISS[13],TCC_READ[13],TCC_REQ[13],TCC_RW_REQ[13],TCC_MISS[14],TCC_READ[14],TCC_REQ[14],TCC_RW_REQ[14],TCC_MISS[15],TCC_READ[15],TCC_REQ[15],TCC_RW_REQ[15],TCC_MISS[16],TCC_READ[16],TCC_REQ[16],TCC_RW_REQ[16],TCC_MISS[17],TCC_READ[17],TCC_REQ[17],TCC_RW_REQ[17],TCC_MISS[18],TCC_READ[18],TCC_REQ[18],TCC_RW_REQ[18],TCC_MISS[19],TCC_READ[19],TCC_REQ[19],TCC_RW_REQ[19],TCC_MISS[20],TCC_READ[20],TCC_REQ[20],TCC_RW_REQ[20],TCC_MISS[21],TCC_READ[21],TCC_REQ[21],TCC_RW_REQ[21],TCC_MISS[22],TCC_READ[22],TCC_REQ[22],TCC_RW_REQ[22],TCC_MISS[23],TCC_READ[23],TCC_REQ[23],TCC_RW_REQ[23],TCC_MISS[24],TCC_READ[24],TCC_REQ[24],TCC_RW_REQ[24],TCC_MISS[25],TCC_READ[25],TCC_REQ[25],TCC_RW_REQ[25],TCC_MISS[26],TCC_READ[26],TCC_REQ[26],TCC_RW_REQ[26],TCC_MISS[27],TCC_READ[27],TCC_REQ[27],TCC_RW_REQ[27],TCC_MISS[28],TCC_READ[28],TCC_REQ[28],TCC_RW_REQ[28],TCC_MISS[29],TCC_READ[29],TCC_REQ[29],TCC_RW_REQ[29],TCC_MISS[30],TCC_READ[30],TCC_REQ[30],TCC_RW_REQ[30],TCC_MISS[31],TCC_READ[31],TCC_REQ[31],TCC_RW_REQ[31],TCC_MISS[32],TCC_READ[32],TCC_REQ[32],TCC_RW_REQ[32],TCC_MISS[33],TCC_READ[33],TCC_REQ[33],TCC_RW_REQ[33],TCC_MISS[34],TCC_READ[34],TCC_REQ[34],TCC_RW_REQ[34],TCC_MISS[35],TCC_READ[35],TCC_REQ[35],TCC_RW_REQ[35],TCC_MISS[36],TCC_READ[36],TCC_REQ[36],TCC_RW_REQ[36],TCC_MISS[37],TCC_READ[37],TCC_REQ[37],TCC_RW_REQ[37],TCC_MISS[38],TCC_READ[38],TCC_REQ[38],TCC_RW_REQ[38],TCC_MISS[39],TCC_READ[39],TCC_REQ[39],TCC_RW_REQ[39],TCC_MISS[40],TCC_READ[40],TCC_REQ[40],TCC_RW_REQ[40],TCC_MISS[41],TCC_READ[41],TCC_REQ[41],TCC_RW_REQ[41],TCC_MISS[42],TCC_READ[42],TCC_REQ[42],TCC_RW_REQ[42],TCC_MISS[43],TCC_READ[43],TCC_REQ[43],TCC_RW_REQ[43],TCC_MISS[44],TCC_READ[44],TCC_REQ[44],TCC_RW_REQ[44],TCC_MISS[45],TCC_READ[45],TCC_REQ[45],TCC_RW_REQ[45],TCC_MISS[46],TCC_READ[46],TCC_REQ[46],TCC_RW_REQ[46],TCC_MISS[47],TCC_READ[47],TCC_REQ[47],TCC_RW_REQ[47],TCC_MISS[48],TCC_READ[48],TCC_REQ[48],TCC_RW_REQ[48],TCC_MISS[49],TCC_READ[49],TCC_REQ[49],TCC_RW_REQ[49],TCC_MISS[50],TCC_READ[50],TCC_REQ[50],TCC_RW_REQ[50],TCC_MISS[51],TCC_READ[51],TCC_REQ[51],TCC_RW_REQ[51],TCC_MISS[52],TCC_READ[52],TCC_REQ[52],TCC_RW_REQ[52],TCC_MISS[53],TCC_READ[53],TCC_REQ[53],TCC_RW_REQ[53],TCC_MISS[54],TCC_READ[54],TCC_REQ[54],TCC_RW_REQ[54],TCC_MISS[55],TCC_READ[55],TCC_REQ[55],TCC_RW_REQ[55],TCC_MISS[56],TCC_READ[56],TCC_REQ[56],TCC_RW_REQ[56],TCC_MISS[57],TCC_READ[57],TCC_REQ[57],TCC_RW_REQ[57],TCC_MISS[58],TCC_READ[58],TCC_REQ[58],TCC_RW_REQ[58],TCC_MISS[59],TCC_READ[59],TCC_REQ[59],TCC_RW_REQ[59],TCC_MISS[60],TCC_READ[60],TCC_REQ[60],TCC_RW_REQ[60],TCC_MISS[61],TCC_READ[61],TCC_REQ[61],TCC_RW_REQ[61],TCC_MISS[62],TCC_READ[62],TCC_REQ[62],TCC_RW_REQ[62],TCC_MISS[63],TCC_READ[63],TCC_REQ[63],TCC_RW_REQ[63],TCC_MISS[64],TCC_READ[64],TCC_REQ[64],TCC_RW_REQ[64],TCC_MISS[65],TCC_READ[65],TCC_REQ[65],TCC_RW_REQ[65],TCC_MISS[66],TCC_READ[66],TCC_REQ[66],TCC_RW_REQ[66],TCC_MISS[67],TCC_READ[67],TCC_REQ[67],TCC_RW_REQ[67],TCC_MISS[68],TCC_READ[68],TCC_REQ[68],TCC_RW_REQ[68],TCC_MISS[69],TCC_READ[69],TCC_REQ[69],TCC_RW_REQ[69],TCC_MISS[70],TCC_READ[70],TCC_REQ[70],TCC_RW_REQ[70],TCC_MISS[71],TCC_READ[71],TCC_REQ[71],TCC_RW_REQ[71],TCC_MISS[72],TCC_READ[72],TCC_REQ[72],TCC_RW_REQ[72],TCC_MISS[73],TCC_READ[73],TCC_REQ[73],TCC_RW_REQ[73],TCC_MISS[74],TCC_READ[74],TCC_REQ[74],TCC_RW_REQ[74],TCC_MISS[75],TCC_READ[75],TCC_REQ[75],TCC_RW_REQ[75],TCC_MISS[76],TCC_READ[76],TCC_REQ[76],TCC_RW_REQ[76],TCC_MISS[77],TCC_READ[77],TCC_REQ[77],TCC_RW_REQ[77],TCC_MISS[78],TCC_READ[78],TCC_REQ[78],TCC_RW_REQ[78],TCC_MISS[79],TCC_READ[79],TCC_REQ[79],TCC_RW_REQ[79],TCC_MISS[80],TCC_READ[80],TCC_REQ[80],TCC_RW_REQ[80],TCC_MISS[81],TCC_READ[81],TCC_REQ[81],TCC_RW_REQ[81],TCC_MISS[82],TCC_READ[82],TCC_REQ[82],TCC_RW_REQ[82],TCC_MISS[83],TCC_READ[83],TCC_REQ[83],TCC_RW_REQ[83],TCC_MISS[84],TCC_READ[84],TCC_REQ[84],TCC_RW_REQ[84],TCC_MISS[85],TCC_READ[85],TCC_REQ[85],TCC_RW_REQ[85],TCC_MISS[86],TCC_READ[86],TCC_REQ[86],TCC_RW_REQ[86],TCC_MISS[87],TCC_READ[87],TCC_REQ[87],TCC_RW_REQ[87],TCC_MISS[88],TCC_READ[88],TCC_REQ[88],TCC_RW_REQ[88],TCC_MISS[89],TCC_READ[89],TCC_REQ[89],TCC_RW_REQ[89],TCC_MISS[90],TCC_READ[90],TCC_REQ[90],TCC_RW_REQ[90],TCC_MISS[91],TCC_READ[91],TCC_REQ[91],TCC_RW_REQ[91],TCC_MISS[92],TCC_READ[92],TCC_REQ[92],TCC_RW_REQ[92],TCC_MISS[93],TCC_READ[93],TCC_REQ[93],TCC_RW_REQ[93],TCC_MISS[94],TCC_READ[94],TCC_REQ[94],TCC_RW_REQ[94],TCC_MISS[95],TCC_READ[95],TCC_REQ[95],TCC_RW_REQ[95],TCC_MISS[96],TCC_READ[96],TCC_REQ[96],TCC_RW_REQ[96],TCC_MISS[97],TCC_READ[97],TCC_REQ[97],TCC_RW_REQ[97],TCC_MISS[98],TCC_READ[98],TCC_REQ[98],TCC_RW_REQ[98],TCC_MISS[99],TCC_READ[99],TCC_REQ[99],TCC_RW_REQ[99],TCC_MISS[100],TCC_READ[100],TCC_REQ[100],TCC_RW_REQ[100],TCC_MISS[101],TCC_READ[101],TCC_REQ[101],TCC_RW_REQ[101],TCC_MISS[102],TCC_READ[102],TCC_REQ[102],TCC_RW_REQ[102],TCC_MISS[103],TCC_READ[103],TCC_REQ[103],TCC_RW_REQ[103],TCC_MISS[104],TCC_READ[104],TCC_REQ[104],TCC_RW_REQ[104],TCC_MISS[105],TCC_READ[105],TCC_REQ[105],TCC_RW_REQ[105],TCC_MISS[106],TCC_READ[106],TCC_REQ[106],TCC_RW_REQ[106],TCC_MISS[107],TCC_READ[107],TCC_REQ[107],TCC_RW_REQ[107],TCC_MISS[108],TCC_READ[108],TCC_REQ[108],TCC_RW_REQ[108],TCC_MISS[109],TCC_READ[109],TCC_REQ[109],TCC_RW_REQ[109],TCC_MISS[110],TCC_READ[110],TCC_REQ[110],TCC_RW_REQ[110],TCC_MISS[111],TCC_READ[111],TCC_REQ[111],TCC_RW_REQ[111],TCC_MISS[112],TCC_READ[112],TCC_REQ[112],TCC_RW_REQ[112],TCC_MISS[113],TCC_READ[113],TCC_REQ[113],TCC_RW_REQ[113],TCC_MISS[114],TCC_READ[114],TCC_REQ[114],TCC_RW_REQ[114],TCC_MISS[115],TCC_READ[115],TCC_REQ[115],TCC_RW_REQ[115],TCC_MISS[116],TCC_READ[116],TCC_REQ[116],TCC_RW_REQ[116],TCC_MISS[117],TCC_READ[117],TCC_REQ[117],TCC_RW_REQ[117],TCC_MISS[118],TCC_READ[118],TCC_REQ[118],TCC_RW_REQ[118],TCC_MISS[119],TCC_READ[119],TCC_REQ[119],TCC_RW_REQ[119],TCC_MISS[120],TCC_READ[120],TCC_REQ[120],TCC_RW_REQ[120],TCC_MISS[121],TCC_READ[121],TCC_REQ[121],TCC_RW_REQ[121],TCC_MISS[122],TCC_READ[122],TCC_REQ[122],TCC_RW_REQ[122],TCC_MISS[123],TCC_READ[123],TCC_REQ[123],TCC_RW_REQ[123],TCC_MISS[124],TCC_READ[124],TCC_REQ[124],TCC_RW_REQ[124],TCC_MISS[125],TCC_READ[125],TCC_REQ[125],TCC_RW_REQ[125],TCC_MISS[126],TCC_READ[126],TCC_REQ[126],TCC_RW_REQ[126],TCC_MISS[127],TCC_READ[127],TCC_REQ[127],TCC_RW_REQ[127],Wave_Size_6,Correlation_ID_6,SQ_INSTS_BRANCH,SQ_INSTS_SENDMSG,SQ_WAIT_ANY,SQ_WAIT_INST_ANY,SQ_ACTIVE_INST_ANY,SQ_ACTIVE_INST_VMEM,SQ_ACTIVE_INST_LDS,SQ_ACTIVE_INST_VALU,SPI_RA_WAVE_SIMD_FULL_CSN,SPI_RA_VGPR_SIMD_FULL_CSN,CPC_CPC_UTCL2IU_STALL,CPC_ME1_BUSY_FOR_PACKET_DECODE,TA_ADDR_STALLED_BY_TC_CYCLES_sum,TA_TOTAL_WAVEFRONTS_sum,TCC_EA0_WRREQ_64B_sum,TCC_EA0_WRREQ_DRAM_sum,TCC_EA0_WRREQ_sum,TCC_EA0_WR_UNCACHED_32B_sum,TCP_UTCL1_PERMISSION_MISS_sum,TCP_UTCL1_REQUEST_sum,TCP_UTCL1_TRANSLATION_HIT_sum,TCP_UTCL1_TRANSLATION_MISS_sum,Wave_Size_7,Correlation_ID_7,XCC_Index_7,TCC_TAG_STALL[0],TCC_TOO_MANY_EA_WRREQS_STALL[0],TCC_WRITE[0],TCC_TAG_STALL[1],TCC_TOO_MANY_EA_WRREQS_STALL[1],TCC_WRITE[1],TCC_TAG_STALL[2],TCC_TOO_MANY_EA_WRREQS_STALL[2],TCC_WRITE[2],TCC_TAG_STALL[3],TCC_TOO_MANY_EA_WRREQS_STALL[3],TCC_WRITE[3],TCC_TAG_STALL[4],TCC_TOO_MANY_EA_WRREQS_STALL[4],TCC_WRITE[4],TCC_TAG_STALL[5],TCC_TOO_MANY_EA_WRREQS_STALL[5],TCC_WRITE[5],TCC_TAG_STALL[6],TCC_TOO_MANY_EA_WRREQS_STALL[6],TCC_WRITE[6],TCC_TAG_STALL[7],TCC_TOO_MANY_EA_WRREQS_STALL[7],TCC_WRITE[7],TCC_TAG_STALL[8],TCC_TOO_MANY_EA_WRREQS_STALL[8],TCC_WRITE[8],TCC_TAG_STALL[9],TCC_TOO_MANY_EA_WRREQS_STALL[9],TCC_WRITE[9],TCC_TAG_STALL[10],TCC_TOO_MANY_EA_WRREQS_STALL[10],TCC_WRITE[10],TCC_TAG_STALL[11],TCC_TOO_MANY_EA_WRREQS_STALL[11],TCC_WRITE[11],TCC_TAG_STALL[12],TCC_TOO_MANY_EA_WRREQS_STALL[12],TCC_WRITE[12],TCC_TAG_STALL[13],TCC_TOO_MANY_EA_WRREQS_STALL[13],TCC_WRITE[13],TCC_TAG_STALL[14],TCC_TOO_MANY_EA_WRREQS_STALL[14],TCC_WRITE[14],TCC_TAG_STALL[15],TCC_TOO_MANY_EA_WRREQS_STALL[15],TCC_WRITE[15],TCC_TAG_STALL[16],TCC_TOO_MANY_EA_WRREQS_STALL[16],TCC_WRITE[16],TCC_TAG_STALL[17],TCC_TOO_MANY_EA_WRREQS_STALL[17],TCC_WRITE[17],TCC_TAG_STALL[18],TCC_TOO_MANY_EA_WRREQS_STALL[18],TCC_WRITE[18],TCC_TAG_STALL[19],TCC_TOO_MANY_EA_WRREQS_STALL[19],TCC_WRITE[19],TCC_TAG_STALL[20],TCC_TOO_MANY_EA_WRREQS_STALL[20],TCC_WRITE[20],TCC_TAG_STALL[21],TCC_TOO_MANY_EA_WRREQS_STALL[21],TCC_WRITE[21],TCC_TAG_STALL[22],TCC_TOO_MANY_EA_WRREQS_STALL[22],TCC_WRITE[22],TCC_TAG_STALL[23],TCC_TOO_MANY_EA_WRREQS_STALL[23],TCC_WRITE[23],TCC_TAG_STALL[24],TCC_TOO_MANY_EA_WRREQS_STALL[24],TCC_WRITE[24],TCC_TAG_STALL[25],TCC_TOO_MANY_EA_WRREQS_STALL[25],TCC_WRITE[25],TCC_TAG_STALL[26],TCC_TOO_MANY_EA_WRREQS_STALL[26],TCC_WRITE[26],TCC_TAG_STALL[27],TCC_TOO_MANY_EA_WRREQS_STALL[27],TCC_WRITE[27],TCC_TAG_STALL[28],TCC_TOO_MANY_EA_WRREQS_STALL[28],TCC_WRITE[28],TCC_TAG_STALL[29],TCC_TOO_MANY_EA_WRREQS_STALL[29],TCC_WRITE[29],TCC_TAG_STALL[30],TCC_TOO_MANY_EA_WRREQS_STALL[30],TCC_WRITE[30],TCC_TAG_STALL[31],TCC_TOO_MANY_EA_WRREQS_STALL[31],TCC_WRITE[31],TCC_TAG_STALL[32],TCC_TOO_MANY_EA_WRREQS_STALL[32],TCC_WRITE[32],TCC_TAG_STALL[33],TCC_TOO_MANY_EA_WRREQS_STALL[33],TCC_WRITE[33],TCC_TAG_STALL[34],TCC_TOO_MANY_EA_WRREQS_STALL[34],TCC_WRITE[34],TCC_TAG_STALL[35],TCC_TOO_MANY_EA_WRREQS_STALL[35],TCC_WRITE[35],TCC_TAG_STALL[36],TCC_TOO_MANY_EA_WRREQS_STALL[36],TCC_WRITE[36],TCC_TAG_STALL[37],TCC_TOO_MANY_EA_WRREQS_STALL[37],TCC_WRITE[37],TCC_TAG_STALL[38],TCC_TOO_MANY_EA_WRREQS_STALL[38],TCC_WRITE[38],TCC_TAG_STALL[39],TCC_TOO_MANY_EA_WRREQS_STALL[39],TCC_WRITE[39],TCC_TAG_STALL[40],TCC_TOO_MANY_EA_WRREQS_STALL[40],TCC_WRITE[40],TCC_TAG_STALL[41],TCC_TOO_MANY_EA_WRREQS_STALL[41],TCC_WRITE[41],TCC_TAG_STALL[42],TCC_TOO_MANY_EA_WRREQS_STALL[42],TCC_WRITE[42],TCC_TAG_STALL[43],TCC_TOO_MANY_EA_WRREQS_STALL[43],TCC_WRITE[43],TCC_TAG_STALL[44],TCC_TOO_MANY_EA_WRREQS_STALL[44],TCC_WRITE[44],TCC_TAG_STALL[45],TCC_TOO_MANY_EA_WRREQS_STALL[45],TCC_WRITE[45],TCC_TAG_STALL[46],TCC_TOO_MANY_EA_WRREQS_STALL[46],TCC_WRITE[46],TCC_TAG_STALL[47],TCC_TOO_MANY_EA_WRREQS_STALL[47],TCC_WRITE[47],TCC_TAG_STALL[48],TCC_TOO_MANY_EA_WRREQS_STALL[48],TCC_WRITE[48],TCC_TAG_STALL[49],TCC_TOO_MANY_EA_WRREQS_STALL[49],TCC_WRITE[49],TCC_TAG_STALL[50],TCC_TOO_MANY_EA_WRREQS_STALL[50],TCC_WRITE[50],TCC_TAG_STALL[51],TCC_TOO_MANY_EA_WRREQS_STALL[51],TCC_WRITE[51],TCC_TAG_STALL[52],TCC_TOO_MANY_EA_WRREQS_STALL[52],TCC_WRITE[52],TCC_TAG_STALL[53],TCC_TOO_MANY_EA_WRREQS_STALL[53],TCC_WRITE[53],TCC_TAG_STALL[54],TCC_TOO_MANY_EA_WRREQS_STALL[54],TCC_WRITE[54],TCC_TAG_STALL[55],TCC_TOO_MANY_EA_WRREQS_STALL[55],TCC_WRITE[55],TCC_TAG_STALL[56],TCC_TOO_MANY_EA_WRREQS_STALL[56],TCC_WRITE[56],TCC_TAG_STALL[57],TCC_TOO_MANY_EA_WRREQS_STALL[57],TCC_WRITE[57],TCC_TAG_STALL[58],TCC_TOO_MANY_EA_WRREQS_STALL[58],TCC_WRITE[58],TCC_TAG_STALL[59],TCC_TOO_MANY_EA_WRREQS_STALL[59],TCC_WRITE[59],TCC_TAG_STALL[60],TCC_TOO_MANY_EA_WRREQS_STALL[60],TCC_WRITE[60],TCC_TAG_STALL[61],TCC_TOO_MANY_EA_WRREQS_STALL[61],TCC_WRITE[61],TCC_TAG_STALL[62],TCC_TOO_MANY_EA_WRREQS_STALL[62],TCC_WRITE[62],TCC_TAG_STALL[63],TCC_TOO_MANY_EA_WRREQS_STALL[63],TCC_WRITE[63],TCC_TAG_STALL[64],TCC_TOO_MANY_EA_WRREQS_STALL[64],TCC_WRITE[64],TCC_TAG_STALL[65],TCC_TOO_MANY_EA_WRREQS_STALL[65],TCC_WRITE[65],TCC_TAG_STALL[66],TCC_TOO_MANY_EA_WRREQS_STALL[66],TCC_WRITE[66],TCC_TAG_STALL[67],TCC_TOO_MANY_EA_WRREQS_STALL[67],TCC_WRITE[67],TCC_TAG_STALL[68],TCC_TOO_MANY_EA_WRREQS_STALL[68],TCC_WRITE[68],TCC_TAG_STALL[69],TCC_TOO_MANY_EA_WRREQS_STALL[69],TCC_WRITE[69],TCC_TAG_STALL[70],TCC_TOO_MANY_EA_WRREQS_STALL[70],TCC_WRITE[70],TCC_TAG_STALL[71],TCC_TOO_MANY_EA_WRREQS_STALL[71],TCC_WRITE[71],TCC_TAG_STALL[72],TCC_TOO_MANY_EA_WRREQS_STALL[72],TCC_WRITE[72],TCC_TAG_STALL[73],TCC_TOO_MANY_EA_WRREQS_STALL[73],TCC_WRITE[73],TCC_TAG_STALL[74],TCC_TOO_MANY_EA_WRREQS_STALL[74],TCC_WRITE[74],TCC_TAG_STALL[75],TCC_TOO_MANY_EA_WRREQS_STALL[75],TCC_WRITE[75],TCC_TAG_STALL[76],TCC_TOO_MANY_EA_WRREQS_STALL[76],TCC_WRITE[76],TCC_TAG_STALL[77],TCC_TOO_MANY_EA_WRREQS_STALL[77],TCC_WRITE[77],TCC_TAG_STALL[78],TCC_TOO_MANY_EA_WRREQS_STALL[78],TCC_WRITE[78],TCC_TAG_STALL[79],TCC_TOO_MANY_EA_WRREQS_STALL[79],TCC_WRITE[79],TCC_TAG_STALL[80],TCC_TOO_MANY_EA_WRREQS_STALL[80],TCC_WRITE[80],TCC_TAG_STALL[81],TCC_TOO_MANY_EA_WRREQS_STALL[81],TCC_WRITE[81],TCC_TAG_STALL[82],TCC_TOO_MANY_EA_WRREQS_STALL[82],TCC_WRITE[82],TCC_TAG_STALL[83],TCC_TOO_MANY_EA_WRREQS_STALL[83],TCC_WRITE[83],TCC_TAG_STALL[84],TCC_TOO_MANY_EA_WRREQS_STALL[84],TCC_WRITE[84],TCC_TAG_STALL[85],TCC_TOO_MANY_EA_WRREQS_STALL[85],TCC_WRITE[85],TCC_TAG_STALL[86],TCC_TOO_MANY_EA_WRREQS_STALL[86],TCC_WRITE[86],TCC_TAG_STALL[87],TCC_TOO_MANY_EA_WRREQS_STALL[87],TCC_WRITE[87],TCC_TAG_STALL[88],TCC_TOO_MANY_EA_WRREQS_STALL[88],TCC_WRITE[88],TCC_TAG_STALL[89],TCC_TOO_MANY_EA_WRREQS_STALL[89],TCC_WRITE[89],TCC_TAG_STALL[90],TCC_TOO_MANY_EA_WRREQS_STALL[90],TCC_WRITE[90],TCC_TAG_STALL[91],TCC_TOO_MANY_EA_WRREQS_STALL[91],TCC_WRITE[91],TCC_TAG_STALL[92],TCC_TOO_MANY_EA_WRREQS_STALL[92],TCC_WRITE[92],TCC_TAG_STALL[93],TCC_TOO_MANY_EA_WRREQS_STALL[93],TCC_WRITE[93],TCC_TAG_STALL[94],TCC_TOO_MANY_EA_WRREQS_STALL[94],TCC_WRITE[94],TCC_TAG_STALL[95],TCC_TOO_MANY_EA_WRREQS_STALL[95],TCC_WRITE[95],TCC_TAG_STALL[96],TCC_TOO_MANY_EA_WRREQS_STALL[96],TCC_WRITE[96],TCC_TAG_STALL[97],TCC_TOO_MANY_EA_WRREQS_STALL[97],TCC_WRITE[97],TCC_TAG_STALL[98],TCC_TOO_MANY_EA_WRREQS_STALL[98],TCC_WRITE[98],TCC_TAG_STALL[99],TCC_TOO_MANY_EA_WRREQS_STALL[99],TCC_WRITE[99],TCC_TAG_STALL[100],TCC_TOO_MANY_EA_WRREQS_STALL[100],TCC_WRITE[100],TCC_TAG_STALL[101],TCC_TOO_MANY_EA_WRREQS_STALL[101],TCC_WRITE[101],TCC_TAG_STALL[102],TCC_TOO_MANY_EA_WRREQS_STALL[102],TCC_WRITE[102],TCC_TAG_STALL[103],TCC_TOO_MANY_EA_WRREQS_STALL[103],TCC_WRITE[103],TCC_TAG_STALL[104],TCC_TOO_MANY_EA_WRREQS_STALL[104],TCC_WRITE[104],TCC_TAG_STALL[105],TCC_TOO_MANY_EA_WRREQS_STALL[105],TCC_WRITE[105],TCC_TAG_STALL[106],TCC_TOO_MANY_EA_WRREQS_STALL[106],TCC_WRITE[106],TCC_TAG_STALL[107],TCC_TOO_MANY_EA_WRREQS_STALL[107],TCC_WRITE[107],TCC_TAG_STALL[108],TCC_TOO_MANY_EA_WRREQS_STALL[108],TCC_WRITE[108],TCC_TAG_STALL[109],TCC_TOO_MANY_EA_WRREQS_STALL[109],TCC_WRITE[109],TCC_TAG_STALL[110],TCC_TOO_MANY_EA_WRREQS_STALL[110],TCC_WRITE[110],TCC_TAG_STALL[111],TCC_TOO_MANY_EA_WRREQS_STALL[111],TCC_WRITE[111],TCC_TAG_STALL[112],TCC_TOO_MANY_EA_WRREQS_STALL[112],TCC_WRITE[112],TCC_TAG_STALL[113],TCC_TOO_MANY_EA_WRREQS_STALL[113],TCC_WRITE[113],TCC_TAG_STALL[114],TCC_TOO_MANY_EA_WRREQS_STALL[114],TCC_WRITE[114],TCC_TAG_STALL[115],TCC_TOO_MANY_EA_WRREQS_STALL[115],TCC_WRITE[115],TCC_TAG_STALL[116],TCC_TOO_MANY_EA_WRREQS_STALL[116],TCC_WRITE[116],TCC_TAG_STALL[117],TCC_TOO_MANY_EA_WRREQS_STALL[117],TCC_WRITE[117],TCC_TAG_STALL[118],TCC_TOO_MANY_EA_WRREQS_STALL[118],TCC_WRITE[118],TCC_TAG_STALL[119],TCC_TOO_MANY_EA_WRREQS_STALL[119],TCC_WRITE[119],TCC_TAG_STALL[120],TCC_TOO_MANY_EA_WRREQS_STALL[120],TCC_WRITE[120],TCC_TAG_STALL[121],TCC_TOO_MANY_EA_WRREQS_STALL[121],TCC_WRITE[121],TCC_TAG_STALL[122],TCC_TOO_MANY_EA_WRREQS_STALL[122],TCC_WRITE[122],TCC_TAG_STALL[123],TCC_TOO_MANY_EA_WRREQS_STALL[123],TCC_WRITE[123],TCC_TAG_STALL[124],TCC_TOO_MANY_EA_WRREQS_STALL[124],TCC_WRITE[124],TCC_TAG_STALL[125],TCC_TOO_MANY_EA_WRREQS_STALL[125],TCC_WRITE[125],TCC_TAG_STALL[126],TCC_TOO_MANY_EA_WRREQS_STALL[126],TCC_WRITE[126],TCC_TAG_STALL[127],TCC_TOO_MANY_EA_WRREQS_STALL[127],TCC_WRITE[127],Wave_Size_8,Correlation_ID_8,XCC_Index_8,TCC_EA0_ATOMIC_LEVEL[0],TCC_EA0_RDREQ[0],TCC_EA0_RDREQ_32B[0],TCC_EA0_RDREQ_LEVEL[0],TCC_EA0_ATOMIC_LEVEL[1],TCC_EA0_RDREQ[1],TCC_EA0_RDREQ_32B[1],TCC_EA0_RDREQ_LEVEL[1],TCC_EA0_ATOMIC_LEVEL[2],TCC_EA0_RDREQ[2],TCC_EA0_RDREQ_32B[2],TCC_EA0_RDREQ_LEVEL[2],TCC_EA0_ATOMIC_LEVEL[3],TCC_EA0_RDREQ[3],TCC_EA0_RDREQ_32B[3],TCC_EA0_RDREQ_LEVEL[3],TCC_EA0_ATOMIC_LEVEL[4],TCC_EA0_RDREQ[4],TCC_EA0_RDREQ_32B[4],TCC_EA0_RDREQ_LEVEL[4],TCC_EA0_ATOMIC_LEVEL[5],TCC_EA0_RDREQ[5],TCC_EA0_RDREQ_32B[5],TCC_EA0_RDREQ_LEVEL[5],TCC_EA0_ATOMIC_LEVEL[6],TCC_EA0_RDREQ[6],TCC_EA0_RDREQ_32B[6],TCC_EA0_RDREQ_LEVEL[6],TCC_EA0_ATOMIC_LEVEL[7],TCC_EA0_RDREQ[7],TCC_EA0_RDREQ_32B[7],TCC_EA0_RDREQ_LEVEL[7],TCC_EA0_ATOMIC_LEVEL[8],TCC_EA0_RDREQ[8],TCC_EA0_RDREQ_32B[8],TCC_EA0_RDREQ_LEVEL[8],TCC_EA0_ATOMIC_LEVEL[9],TCC_EA0_RDREQ[9],TCC_EA0_RDREQ_32B[9],TCC_EA0_RDREQ_LEVEL[9],TCC_EA0_ATOMIC_LEVEL[10],TCC_EA0_RDREQ[10],TCC_EA0_RDREQ_32B[10],TCC_EA0_RDREQ_LEVEL[10],TCC_EA0_ATOMIC_LEVEL[11],TCC_EA0_RDREQ[11],TCC_EA0_RDREQ_32B[11],TCC_EA0_RDREQ_LEVEL[11],TCC_EA0_ATOMIC_LEVEL[12],TCC_EA0_RDREQ[12],TCC_EA0_RDREQ_32B[12],TCC_EA0_RDREQ_LEVEL[12],TCC_EA0_ATOMIC_LEVEL[13],TCC_EA0_RDREQ[13],TCC_EA0_RDREQ_32B[13],TCC_EA0_RDREQ_LEVEL[13],TCC_EA0_ATOMIC_LEVEL[14],TCC_EA0_RDREQ[14],TCC_EA0_RDREQ_32B[14],TCC_EA0_RDREQ_LEVEL[14],TCC_EA0_ATOMIC_LEVEL[15],TCC_EA0_RDREQ[15],TCC_EA0_RDREQ_32B[15],TCC_EA0_RDREQ_LEVEL[15],TCC_EA0_ATOMIC_LEVEL[16],TCC_EA0_RDREQ[16],TCC_EA0_RDREQ_32B[16],TCC_EA0_RDREQ_LEVEL[16],TCC_EA0_ATOMIC_LEVEL[17],TCC_EA0_RDREQ[17],TCC_EA0_RDREQ_32B[17],TCC_EA0_RDREQ_LEVEL[17],TCC_EA0_ATOMIC_LEVEL[18],TCC_EA0_RDREQ[18],TCC_EA0_RDREQ_32B[18],TCC_EA0_RDREQ_LEVEL[18],TCC_EA0_ATOMIC_LEVEL[19],TCC_EA0_RDREQ[19],TCC_EA0_RDREQ_32B[19],TCC_EA0_RDREQ_LEVEL[19],TCC_EA0_ATOMIC_LEVEL[20],TCC_EA0_RDREQ[20],TCC_EA0_RDREQ_32B[20],TCC_EA0_RDREQ_LEVEL[20],TCC_EA0_ATOMIC_LEVEL[21],TCC_EA0_RDREQ[21],TCC_EA0_RDREQ_32B[21],TCC_EA0_RDREQ_LEVEL[21],TCC_EA0_ATOMIC_LEVEL[22],TCC_EA0_RDREQ[22],TCC_EA0_RDREQ_32B[22],TCC_EA0_RDREQ_LEVEL[22],TCC_EA0_ATOMIC_LEVEL[23],TCC_EA0_RDREQ[23],TCC_EA0_RDREQ_32B[23],TCC_EA0_RDREQ_LEVEL[23],TCC_EA0_ATOMIC_LEVEL[24],TCC_EA0_RDREQ[24],TCC_EA0_RDREQ_32B[24],TCC_EA0_RDREQ_LEVEL[24],TCC_EA0_ATOMIC_LEVEL[25],TCC_EA0_RDREQ[25],TCC_EA0_RDREQ_32B[25],TCC_EA0_RDREQ_LEVEL[25],TCC_EA0_ATOMIC_LEVEL[26],TCC_EA0_RDREQ[26],TCC_EA0_RDREQ_32B[26],TCC_EA0_RDREQ_LEVEL[26],TCC_EA0_ATOMIC_LEVEL[27],TCC_EA0_RDREQ[27],TCC_EA0_RDREQ_32B[27],TCC_EA0_RDREQ_LEVEL[27],TCC_EA0_ATOMIC_LEVEL[28],TCC_EA0_RDREQ[28],TCC_EA0_RDREQ_32B[28],TCC_EA0_RDREQ_LEVEL[28],TCC_EA0_ATOMIC_LEVEL[29],TCC_EA0_RDREQ[29],TCC_EA0_RDREQ_32B[29],TCC_EA0_RDREQ_LEVEL[29],TCC_EA0_ATOMIC_LEVEL[30],TCC_EA0_RDREQ[30],TCC_EA0_RDREQ_32B[30],TCC_EA0_RDREQ_LEVEL[30],TCC_EA0_ATOMIC_LEVEL[31],TCC_EA0_RDREQ[31],TCC_EA0_RDREQ_32B[31],TCC_EA0_RDREQ_LEVEL[31],TCC_EA0_ATOMIC_LEVEL[32],TCC_EA0_RDREQ[32],TCC_EA0_RDREQ_32B[32],TCC_EA0_RDREQ_LEVEL[32],TCC_EA0_ATOMIC_LEVEL[33],TCC_EA0_RDREQ[33],TCC_EA0_RDREQ_32B[33],TCC_EA0_RDREQ_LEVEL[33],TCC_EA0_ATOMIC_LEVEL[34],TCC_EA0_RDREQ[34],TCC_EA0_RDREQ_32B[34],TCC_EA0_RDREQ_LEVEL[34],TCC_EA0_ATOMIC_LEVEL[35],TCC_EA0_RDREQ[35],TCC_EA0_RDREQ_32B[35],TCC_EA0_RDREQ_LEVEL[35],TCC_EA0_ATOMIC_LEVEL[36],TCC_EA0_RDREQ[36],TCC_EA0_RDREQ_32B[36],TCC_EA0_RDREQ_LEVEL[36],TCC_EA0_ATOMIC_LEVEL[37],TCC_EA0_RDREQ[37],TCC_EA0_RDREQ_32B[37],TCC_EA0_RDREQ_LEVEL[37],TCC_EA0_ATOMIC_LEVEL[38],TCC_EA0_RDREQ[38],TCC_EA0_RDREQ_32B[38],TCC_EA0_RDREQ_LEVEL[38],TCC_EA0_ATOMIC_LEVEL[39],TCC_EA0_RDREQ[39],TCC_EA0_RDREQ_32B[39],TCC_EA0_RDREQ_LEVEL[39],TCC_EA0_ATOMIC_LEVEL[40],TCC_EA0_RDREQ[40],TCC_EA0_RDREQ_32B[40],TCC_EA0_RDREQ_LEVEL[40],TCC_EA0_ATOMIC_LEVEL[41],TCC_EA0_RDREQ[41],TCC_EA0_RDREQ_32B[41],TCC_EA0_RDREQ_LEVEL[41],TCC_EA0_ATOMIC_LEVEL[42],TCC_EA0_RDREQ[42],TCC_EA0_RDREQ_32B[42],TCC_EA0_RDREQ_LEVEL[42],TCC_EA0_ATOMIC_LEVEL[43],TCC_EA0_RDREQ[43],TCC_EA0_RDREQ_32B[43],TCC_EA0_RDREQ_LEVEL[43],TCC_EA0_ATOMIC_LEVEL[44],TCC_EA0_RDREQ[44],TCC_EA0_RDREQ_32B[44],TCC_EA0_RDREQ_LEVEL[44],TCC_EA0_ATOMIC_LEVEL[45],TCC_EA0_RDREQ[45],TCC_EA0_RDREQ_32B[45],TCC_EA0_RDREQ_LEVEL[45],TCC_EA0_ATOMIC_LEVEL[46],TCC_EA0_RDREQ[46],TCC_EA0_RDREQ_32B[46],TCC_EA0_RDREQ_LEVEL[46],TCC_EA0_ATOMIC_LEVEL[47],TCC_EA0_RDREQ[47],TCC_EA0_RDREQ_32B[47],TCC_EA0_RDREQ_LEVEL[47],TCC_EA0_ATOMIC_LEVEL[48],TCC_EA0_RDREQ[48],TCC_EA0_RDREQ_32B[48],TCC_EA0_RDREQ_LEVEL[48],TCC_EA0_ATOMIC_LEVEL[49],TCC_EA0_RDREQ[49],TCC_EA0_RDREQ_32B[49],TCC_EA0_RDREQ_LEVEL[49],TCC_EA0_ATOMIC_LEVEL[50],TCC_EA0_RDREQ[50],TCC_EA0_RDREQ_32B[50],TCC_EA0_RDREQ_LEVEL[50],TCC_EA0_ATOMIC_LEVEL[51],TCC_EA0_RDREQ[51],TCC_EA0_RDREQ_32B[51],TCC_EA0_RDREQ_LEVEL[51],TCC_EA0_ATOMIC_LEVEL[52],TCC_EA0_RDREQ[52],TCC_EA0_RDREQ_32B[52],TCC_EA0_RDREQ_LEVEL[52],TCC_EA0_ATOMIC_LEVEL[53],TCC_EA0_RDREQ[53],TCC_EA0_RDREQ_32B[53],TCC_EA0_RDREQ_LEVEL[53],TCC_EA0_ATOMIC_LEVEL[54],TCC_EA0_RDREQ[54],TCC_EA0_RDREQ_32B[54],TCC_EA0_RDREQ_LEVEL[54],TCC_EA0_ATOMIC_LEVEL[55],TCC_EA0_RDREQ[55],TCC_EA0_RDREQ_32B[55],TCC_EA0_RDREQ_LEVEL[55],TCC_EA0_ATOMIC_LEVEL[56],TCC_EA0_RDREQ[56],TCC_EA0_RDREQ_32B[56],TCC_EA0_RDREQ_LEVEL[56],TCC_EA0_ATOMIC_LEVEL[57],TCC_EA0_RDREQ[57],TCC_EA0_RDREQ_32B[57],TCC_EA0_RDREQ_LEVEL[57],TCC_EA0_ATOMIC_LEVEL[58],TCC_EA0_RDREQ[58],TCC_EA0_RDREQ_32B[58],TCC_EA0_RDREQ_LEVEL[58],TCC_EA0_ATOMIC_LEVEL[59],TCC_EA0_RDREQ[59],TCC_EA0_RDREQ_32B[59],TCC_EA0_RDREQ_LEVEL[59],TCC_EA0_ATOMIC_LEVEL[60],TCC_EA0_RDREQ[60],TCC_EA0_RDREQ_32B[60],TCC_EA0_RDREQ_LEVEL[60],TCC_EA0_ATOMIC_LEVEL[61],TCC_EA0_RDREQ[61],TCC_EA0_RDREQ_32B[61],TCC_EA0_RDREQ_LEVEL[61],TCC_EA0_ATOMIC_LEVEL[62],TCC_EA0_RDREQ[62],TCC_EA0_RDREQ_32B[62],TCC_EA0_RDREQ_LEVEL[62],TCC_EA0_ATOMIC_LEVEL[63],TCC_EA0_RDREQ[63],TCC_EA0_RDREQ_32B[63],TCC_EA0_RDREQ_LEVEL[63],TCC_EA0_ATOMIC_LEVEL[64],TCC_EA0_RDREQ[64],TCC_EA0_RDREQ_32B[64],TCC_EA0_RDREQ_LEVEL[64],TCC_EA0_ATOMIC_LEVEL[65],TCC_EA0_RDREQ[65],TCC_EA0_RDREQ_32B[65],TCC_EA0_RDREQ_LEVEL[65],TCC_EA0_ATOMIC_LEVEL[66],TCC_EA0_RDREQ[66],TCC_EA0_RDREQ_32B[66],TCC_EA0_RDREQ_LEVEL[66],TCC_EA0_ATOMIC_LEVEL[67],TCC_EA0_RDREQ[67],TCC_EA0_RDREQ_32B[67],TCC_EA0_RDREQ_LEVEL[67],TCC_EA0_ATOMIC_LEVEL[68],TCC_EA0_RDREQ[68],TCC_EA0_RDREQ_32B[68],TCC_EA0_RDREQ_LEVEL[68],TCC_EA0_ATOMIC_LEVEL[69],TCC_EA0_RDREQ[69],TCC_EA0_RDREQ_32B[69],TCC_EA0_RDREQ_LEVEL[69],TCC_EA0_ATOMIC_LEVEL[70],TCC_EA0_RDREQ[70],TCC_EA0_RDREQ_32B[70],TCC_EA0_RDREQ_LEVEL[70],TCC_EA0_ATOMIC_LEVEL[71],TCC_EA0_RDREQ[71],TCC_EA0_RDREQ_32B[71],TCC_EA0_RDREQ_LEVEL[71],TCC_EA0_ATOMIC_LEVEL[72],TCC_EA0_RDREQ[72],TCC_EA0_RDREQ_32B[72],TCC_EA0_RDREQ_LEVEL[72],TCC_EA0_ATOMIC_LEVEL[73],TCC_EA0_RDREQ[73],TCC_EA0_RDREQ_32B[73],TCC_EA0_RDREQ_LEVEL[73],TCC_EA0_ATOMIC_LEVEL[74],TCC_EA0_RDREQ[74],TCC_EA0_RDREQ_32B[74],TCC_EA0_RDREQ_LEVEL[74],TCC_EA0_ATOMIC_LEVEL[75],TCC_EA0_RDREQ[75],TCC_EA0_RDREQ_32B[75],TCC_EA0_RDREQ_LEVEL[75],TCC_EA0_ATOMIC_LEVEL[76],TCC_EA0_RDREQ[76],TCC_EA0_RDREQ_32B[76],TCC_EA0_RDREQ_LEVEL[76],TCC_EA0_ATOMIC_LEVEL[77],TCC_EA0_RDREQ[77],TCC_EA0_RDREQ_32B[77],TCC_EA0_RDREQ_LEVEL[77],TCC_EA0_ATOMIC_LEVEL[78],TCC_EA0_RDREQ[78],TCC_EA0_RDREQ_32B[78],TCC_EA0_RDREQ_LEVEL[78],TCC_EA0_ATOMIC_LEVEL[79],TCC_EA0_RDREQ[79],TCC_EA0_RDREQ_32B[79],TCC_EA0_RDREQ_LEVEL[79],TCC_EA0_ATOMIC_LEVEL[80],TCC_EA0_RDREQ[80],TCC_EA0_RDREQ_32B[80],TCC_EA0_RDREQ_LEVEL[80],TCC_EA0_ATOMIC_LEVEL[81],TCC_EA0_RDREQ[81],TCC_EA0_RDREQ_32B[81],TCC_EA0_RDREQ_LEVEL[81],TCC_EA0_ATOMIC_LEVEL[82],TCC_EA0_RDREQ[82],TCC_EA0_RDREQ_32B[82],TCC_EA0_RDREQ_LEVEL[82],TCC_EA0_ATOMIC_LEVEL[83],TCC_EA0_RDREQ[83],TCC_EA0_RDREQ_32B[83],TCC_EA0_RDREQ_LEVEL[83],TCC_EA0_ATOMIC_LEVEL[84],TCC_EA0_RDREQ[84],TCC_EA0_RDREQ_32B[84],TCC_EA0_RDREQ_LEVEL[84],TCC_EA0_ATOMIC_LEVEL[85],TCC_EA0_RDREQ[85],TCC_EA0_RDREQ_32B[85],TCC_EA0_RDREQ_LEVEL[85],TCC_EA0_ATOMIC_LEVEL[86],TCC_EA0_RDREQ[86],TCC_EA0_RDREQ_32B[86],TCC_EA0_RDREQ_LEVEL[86],TCC_EA0_ATOMIC_LEVEL[87],TCC_EA0_RDREQ[87],TCC_EA0_RDREQ_32B[87],TCC_EA0_RDREQ_LEVEL[87],TCC_EA0_ATOMIC_LEVEL[88],TCC_EA0_RDREQ[88],TCC_EA0_RDREQ_32B[88],TCC_EA0_RDREQ_LEVEL[88],TCC_EA0_ATOMIC_LEVEL[89],TCC_EA0_RDREQ[89],TCC_EA0_RDREQ_32B[89],TCC_EA0_RDREQ_LEVEL[89],TCC_EA0_ATOMIC_LEVEL[90],TCC_EA0_RDREQ[90],TCC_EA0_RDREQ_32B[90],TCC_EA0_RDREQ_LEVEL[90],TCC_EA0_ATOMIC_LEVEL[91],TCC_EA0_RDREQ[91],TCC_EA0_RDREQ_32B[91],TCC_EA0_RDREQ_LEVEL[91],TCC_EA0_ATOMIC_LEVEL[92],TCC_EA0_RDREQ[92],TCC_EA0_RDREQ_32B[92],TCC_EA0_RDREQ_LEVEL[92],TCC_EA0_ATOMIC_LEVEL[93],TCC_EA0_RDREQ[93],TCC_EA0_RDREQ_32B[93],TCC_EA0_RDREQ_LEVEL[93],TCC_EA0_ATOMIC_LEVEL[94],TCC_EA0_RDREQ[94],TCC_EA0_RDREQ_32B[94],TCC_EA0_RDREQ_LEVEL[94],TCC_EA0_ATOMIC_LEVEL[95],TCC_EA0_RDREQ[95],TCC_EA0_RDREQ_32B[95],TCC_EA0_RDREQ_LEVEL[95],TCC_EA0_ATOMIC_LEVEL[96],TCC_EA0_RDREQ[96],TCC_EA0_RDREQ_32B[96],TCC_EA0_RDREQ_LEVEL[96],TCC_EA0_ATOMIC_LEVEL[97],TCC_EA0_RDREQ[97],TCC_EA0_RDREQ_32B[97],TCC_EA0_RDREQ_LEVEL[97],TCC_EA0_ATOMIC_LEVEL[98],TCC_EA0_RDREQ[98],TCC_EA0_RDREQ_32B[98],TCC_EA0_RDREQ_LEVEL[98],TCC_EA0_ATOMIC_LEVEL[99],TCC_EA0_RDREQ[99],TCC_EA0_RDREQ_32B[99],TCC_EA0_RDREQ_LEVEL[99],TCC_EA0_ATOMIC_LEVEL[100],TCC_EA0_RDREQ[100],TCC_EA0_RDREQ_32B[100],TCC_EA0_RDREQ_LEVEL[100],TCC_EA0_ATOMIC_LEVEL[101],TCC_EA0_RDREQ[101],TCC_EA0_RDREQ_32B[101],TCC_EA0_RDREQ_LEVEL[101],TCC_EA0_ATOMIC_LEVEL[102],TCC_EA0_RDREQ[102],TCC_EA0_RDREQ_32B[102],TCC_EA0_RDREQ_LEVEL[102],TCC_EA0_ATOMIC_LEVEL[103],TCC_EA0_RDREQ[103],TCC_EA0_RDREQ_32B[103],TCC_EA0_RDREQ_LEVEL[103],TCC_EA0_ATOMIC_LEVEL[104],TCC_EA0_RDREQ[104],TCC_EA0_RDREQ_32B[104],TCC_EA0_RDREQ_LEVEL[104],TCC_EA0_ATOMIC_LEVEL[105],TCC_EA0_RDREQ[105],TCC_EA0_RDREQ_32B[105],TCC_EA0_RDREQ_LEVEL[105],TCC_EA0_ATOMIC_LEVEL[106],TCC_EA0_RDREQ[106],TCC_EA0_RDREQ_32B[106],TCC_EA0_RDREQ_LEVEL[106],TCC_EA0_ATOMIC_LEVEL[107],TCC_EA0_RDREQ[107],TCC_EA0_RDREQ_32B[107],TCC_EA0_RDREQ_LEVEL[107],TCC_EA0_ATOMIC_LEVEL[108],TCC_EA0_RDREQ[108],TCC_EA0_RDREQ_32B[108],TCC_EA0_RDREQ_LEVEL[108],TCC_EA0_ATOMIC_LEVEL[109],TCC_EA0_RDREQ[109],TCC_EA0_RDREQ_32B[109],TCC_EA0_RDREQ_LEVEL[109],TCC_EA0_ATOMIC_LEVEL[110],TCC_EA0_RDREQ[110],TCC_EA0_RDREQ_32B[110],TCC_EA0_RDREQ_LEVEL[110],TCC_EA0_ATOMIC_LEVEL[111],TCC_EA0_RDREQ[111],TCC_EA0_RDREQ_32B[111],TCC_EA0_RDREQ_LEVEL[111],TCC_EA0_ATOMIC_LEVEL[112],TCC_EA0_RDREQ[112],TCC_EA0_RDREQ_32B[112],TCC_EA0_RDREQ_LEVEL[112],TCC_EA0_ATOMIC_LEVEL[113],TCC_EA0_RDREQ[113],TCC_EA0_RDREQ_32B[113],TCC_EA0_RDREQ_LEVEL[113],TCC_EA0_ATOMIC_LEVEL[114],TCC_EA0_RDREQ[114],TCC_EA0_RDREQ_32B[114],TCC_EA0_RDREQ_LEVEL[114],TCC_EA0_ATOMIC_LEVEL[115],TCC_EA0_RDREQ[115],TCC_EA0_RDREQ_32B[115],TCC_EA0_RDREQ_LEVEL[115],TCC_EA0_ATOMIC_LEVEL[116],TCC_EA0_RDREQ[116],TCC_EA0_RDREQ_32B[116],TCC_EA0_RDREQ_LEVEL[116],TCC_EA0_ATOMIC_LEVEL[117],TCC_EA0_RDREQ[117],TCC_EA0_RDREQ_32B[117],TCC_EA0_RDREQ_LEVEL[117],TCC_EA0_ATOMIC_LEVEL[118],TCC_EA0_RDREQ[118],TCC_EA0_RDREQ_32B[118],TCC_EA0_RDREQ_LEVEL[118],TCC_EA0_ATOMIC_LEVEL[119],TCC_EA0_RDREQ[119],TCC_EA0_RDREQ_32B[119],TCC_EA0_RDREQ_LEVEL[119],TCC_EA0_ATOMIC_LEVEL[120],TCC_EA0_RDREQ[120],TCC_EA0_RDREQ_32B[120],TCC_EA0_RDREQ_LEVEL[120],TCC_EA0_ATOMIC_LEVEL[121],TCC_EA0_RDREQ[121],TCC_EA0_RDREQ_32B[121],TCC_EA0_RDREQ_LEVEL[121],TCC_EA0_ATOMIC_LEVEL[122],TCC_EA0_RDREQ[122],TCC_EA0_RDREQ_32B[122],TCC_EA0_RDREQ_LEVEL[122],TCC_EA0_ATOMIC_LEVEL[123],TCC_EA0_RDREQ[123],TCC_EA0_RDREQ_32B[123],TCC_EA0_RDREQ_LEVEL[123],TCC_EA0_ATOMIC_LEVEL[124],TCC_EA0_RDREQ[124],TCC_EA0_RDREQ_32B[124],TCC_EA0_RDREQ_LEVEL[124],TCC_EA0_ATOMIC_LEVEL[125],TCC_EA0_RDREQ[125],TCC_EA0_RDREQ_32B[125],TCC_EA0_RDREQ_LEVEL[125],TCC_EA0_ATOMIC_LEVEL[126],TCC_EA0_RDREQ[126],TCC_EA0_RDREQ_32B[126],TCC_EA0_RDREQ_LEVEL[126],TCC_EA0_ATOMIC_LEVEL[127],TCC_EA0_RDREQ[127],TCC_EA0_RDREQ_32B[127],TCC_EA0_RDREQ_LEVEL[127],Wave_Size_9,Correlation_ID_9,XCC_Index_9,TCC_EA0_WRREQ[0],TCC_EA0_WRREQ_64B[0],TCC_EA0_WRREQ_LEVEL[0],TCC_HIT[0],TCC_EA0_WRREQ[1],TCC_EA0_WRREQ_64B[1],TCC_EA0_WRREQ_LEVEL[1],TCC_HIT[1],TCC_EA0_WRREQ[2],TCC_EA0_WRREQ_64B[2],TCC_EA0_WRREQ_LEVEL[2],TCC_HIT[2],TCC_EA0_WRREQ[3],TCC_EA0_WRREQ_64B[3],TCC_EA0_WRREQ_LEVEL[3],TCC_HIT[3],TCC_EA0_WRREQ[4],TCC_EA0_WRREQ_64B[4],TCC_EA0_WRREQ_LEVEL[4],TCC_HIT[4],TCC_EA0_WRREQ[5],TCC_EA0_WRREQ_64B[5],TCC_EA0_WRREQ_LEVEL[5],TCC_HIT[5],TCC_EA0_WRREQ[6],TCC_EA0_WRREQ_64B[6],TCC_EA0_WRREQ_LEVEL[6],TCC_HIT[6],TCC_EA0_WRREQ[7],TCC_EA0_WRREQ_64B[7],TCC_EA0_WRREQ_LEVEL[7],TCC_HIT[7],TCC_EA0_WRREQ[8],TCC_EA0_WRREQ_64B[8],TCC_EA0_WRREQ_LEVEL[8],TCC_HIT[8],TCC_EA0_WRREQ[9],TCC_EA0_WRREQ_64B[9],TCC_EA0_WRREQ_LEVEL[9],TCC_HIT[9],TCC_EA0_WRREQ[10],TCC_EA0_WRREQ_64B[10],TCC_EA0_WRREQ_LEVEL[10],TCC_HIT[10],TCC_EA0_WRREQ[11],TCC_EA0_WRREQ_64B[11],TCC_EA0_WRREQ_LEVEL[11],TCC_HIT[11],TCC_EA0_WRREQ[12],TCC_EA0_WRREQ_64B[12],TCC_EA0_WRREQ_LEVEL[12],TCC_HIT[12],TCC_EA0_WRREQ[13],TCC_EA0_WRREQ_64B[13],TCC_EA0_WRREQ_LEVEL[13],TCC_HIT[13],TCC_EA0_WRREQ[14],TCC_EA0_WRREQ_64B[14],TCC_EA0_WRREQ_LEVEL[14],TCC_HIT[14],TCC_EA0_WRREQ[15],TCC_EA0_WRREQ_64B[15],TCC_EA0_WRREQ_LEVEL[15],TCC_HIT[15],TCC_EA0_WRREQ[16],TCC_EA0_WRREQ_64B[16],TCC_EA0_WRREQ_LEVEL[16],TCC_HIT[16],TCC_EA0_WRREQ[17],TCC_EA0_WRREQ_64B[17],TCC_EA0_WRREQ_LEVEL[17],TCC_HIT[17],TCC_EA0_WRREQ[18],TCC_EA0_WRREQ_64B[18],TCC_EA0_WRREQ_LEVEL[18],TCC_HIT[18],TCC_EA0_WRREQ[19],TCC_EA0_WRREQ_64B[19],TCC_EA0_WRREQ_LEVEL[19],TCC_HIT[19],TCC_EA0_WRREQ[20],TCC_EA0_WRREQ_64B[20],TCC_EA0_WRREQ_LEVEL[20],TCC_HIT[20],TCC_EA0_WRREQ[21],TCC_EA0_WRREQ_64B[21],TCC_EA0_WRREQ_LEVEL[21],TCC_HIT[21],TCC_EA0_WRREQ[22],TCC_EA0_WRREQ_64B[22],TCC_EA0_WRREQ_LEVEL[22],TCC_HIT[22],TCC_EA0_WRREQ[23],TCC_EA0_WRREQ_64B[23],TCC_EA0_WRREQ_LEVEL[23],TCC_HIT[23],TCC_EA0_WRREQ[24],TCC_EA0_WRREQ_64B[24],TCC_EA0_WRREQ_LEVEL[24],TCC_HIT[24],TCC_EA0_WRREQ[25],TCC_EA0_WRREQ_64B[25],TCC_EA0_WRREQ_LEVEL[25],TCC_HIT[25],TCC_EA0_WRREQ[26],TCC_EA0_WRREQ_64B[26],TCC_EA0_WRREQ_LEVEL[26],TCC_HIT[26],TCC_EA0_WRREQ[27],TCC_EA0_WRREQ_64B[27],TCC_EA0_WRREQ_LEVEL[27],TCC_HIT[27],TCC_EA0_WRREQ[28],TCC_EA0_WRREQ_64B[28],TCC_EA0_WRREQ_LEVEL[28],TCC_HIT[28],TCC_EA0_WRREQ[29],TCC_EA0_WRREQ_64B[29],TCC_EA0_WRREQ_LEVEL[29],TCC_HIT[29],TCC_EA0_WRREQ[30],TCC_EA0_WRREQ_64B[30],TCC_EA0_WRREQ_LEVEL[30],TCC_HIT[30],TCC_EA0_WRREQ[31],TCC_EA0_WRREQ_64B[31],TCC_EA0_WRREQ_LEVEL[31],TCC_HIT[31],TCC_EA0_WRREQ[32],TCC_EA0_WRREQ_64B[32],TCC_EA0_WRREQ_LEVEL[32],TCC_HIT[32],TCC_EA0_WRREQ[33],TCC_EA0_WRREQ_64B[33],TCC_EA0_WRREQ_LEVEL[33],TCC_HIT[33],TCC_EA0_WRREQ[34],TCC_EA0_WRREQ_64B[34],TCC_EA0_WRREQ_LEVEL[34],TCC_HIT[34],TCC_EA0_WRREQ[35],TCC_EA0_WRREQ_64B[35],TCC_EA0_WRREQ_LEVEL[35],TCC_HIT[35],TCC_EA0_WRREQ[36],TCC_EA0_WRREQ_64B[36],TCC_EA0_WRREQ_LEVEL[36],TCC_HIT[36],TCC_EA0_WRREQ[37],TCC_EA0_WRREQ_64B[37],TCC_EA0_WRREQ_LEVEL[37],TCC_HIT[37],TCC_EA0_WRREQ[38],TCC_EA0_WRREQ_64B[38],TCC_EA0_WRREQ_LEVEL[38],TCC_HIT[38],TCC_EA0_WRREQ[39],TCC_EA0_WRREQ_64B[39],TCC_EA0_WRREQ_LEVEL[39],TCC_HIT[39],TCC_EA0_WRREQ[40],TCC_EA0_WRREQ_64B[40],TCC_EA0_WRREQ_LEVEL[40],TCC_HIT[40],TCC_EA0_WRREQ[41],TCC_EA0_WRREQ_64B[41],TCC_EA0_WRREQ_LEVEL[41],TCC_HIT[41],TCC_EA0_WRREQ[42],TCC_EA0_WRREQ_64B[42],TCC_EA0_WRREQ_LEVEL[42],TCC_HIT[42],TCC_EA0_WRREQ[43],TCC_EA0_WRREQ_64B[43],TCC_EA0_WRREQ_LEVEL[43],TCC_HIT[43],TCC_EA0_WRREQ[44],TCC_EA0_WRREQ_64B[44],TCC_EA0_WRREQ_LEVEL[44],TCC_HIT[44],TCC_EA0_WRREQ[45],TCC_EA0_WRREQ_64B[45],TCC_EA0_WRREQ_LEVEL[45],TCC_HIT[45],TCC_EA0_WRREQ[46],TCC_EA0_WRREQ_64B[46],TCC_EA0_WRREQ_LEVEL[46],TCC_HIT[46],TCC_EA0_WRREQ[47],TCC_EA0_WRREQ_64B[47],TCC_EA0_WRREQ_LEVEL[47],TCC_HIT[47],TCC_EA0_WRREQ[48],TCC_EA0_WRREQ_64B[48],TCC_EA0_WRREQ_LEVEL[48],TCC_HIT[48],TCC_EA0_WRREQ[49],TCC_EA0_WRREQ_64B[49],TCC_EA0_WRREQ_LEVEL[49],TCC_HIT[49],TCC_EA0_WRREQ[50],TCC_EA0_WRREQ_64B[50],TCC_EA0_WRREQ_LEVEL[50],TCC_HIT[50],TCC_EA0_WRREQ[51],TCC_EA0_WRREQ_64B[51],TCC_EA0_WRREQ_LEVEL[51],TCC_HIT[51],TCC_EA0_WRREQ[52],TCC_EA0_WRREQ_64B[52],TCC_EA0_WRREQ_LEVEL[52],TCC_HIT[52],TCC_EA0_WRREQ[53],TCC_EA0_WRREQ_64B[53],TCC_EA0_WRREQ_LEVEL[53],TCC_HIT[53],TCC_EA0_WRREQ[54],TCC_EA0_WRREQ_64B[54],TCC_EA0_WRREQ_LEVEL[54],TCC_HIT[54],TCC_EA0_WRREQ[55],TCC_EA0_WRREQ_64B[55],TCC_EA0_WRREQ_LEVEL[55],TCC_HIT[55],TCC_EA0_WRREQ[56],TCC_EA0_WRREQ_64B[56],TCC_EA0_WRREQ_LEVEL[56],TCC_HIT[56],TCC_EA0_WRREQ[57],TCC_EA0_WRREQ_64B[57],TCC_EA0_WRREQ_LEVEL[57],TCC_HIT[57],TCC_EA0_WRREQ[58],TCC_EA0_WRREQ_64B[58],TCC_EA0_WRREQ_LEVEL[58],TCC_HIT[58],TCC_EA0_WRREQ[59],TCC_EA0_WRREQ_64B[59],TCC_EA0_WRREQ_LEVEL[59],TCC_HIT[59],TCC_EA0_WRREQ[60],TCC_EA0_WRREQ_64B[60],TCC_EA0_WRREQ_LEVEL[60],TCC_HIT[60],TCC_EA0_WRREQ[61],TCC_EA0_WRREQ_64B[61],TCC_EA0_WRREQ_LEVEL[61],TCC_HIT[61],TCC_EA0_WRREQ[62],TCC_EA0_WRREQ_64B[62],TCC_EA0_WRREQ_LEVEL[62],TCC_HIT[62],TCC_EA0_WRREQ[63],TCC_EA0_WRREQ_64B[63],TCC_EA0_WRREQ_LEVEL[63],TCC_HIT[63],TCC_EA0_WRREQ[64],TCC_EA0_WRREQ_64B[64],TCC_EA0_WRREQ_LEVEL[64],TCC_HIT[64],TCC_EA0_WRREQ[65],TCC_EA0_WRREQ_64B[65],TCC_EA0_WRREQ_LEVEL[65],TCC_HIT[65],TCC_EA0_WRREQ[66],TCC_EA0_WRREQ_64B[66],TCC_EA0_WRREQ_LEVEL[66],TCC_HIT[66],TCC_EA0_WRREQ[67],TCC_EA0_WRREQ_64B[67],TCC_EA0_WRREQ_LEVEL[67],TCC_HIT[67],TCC_EA0_WRREQ[68],TCC_EA0_WRREQ_64B[68],TCC_EA0_WRREQ_LEVEL[68],TCC_HIT[68],TCC_EA0_WRREQ[69],TCC_EA0_WRREQ_64B[69],TCC_EA0_WRREQ_LEVEL[69],TCC_HIT[69],TCC_EA0_WRREQ[70],TCC_EA0_WRREQ_64B[70],TCC_EA0_WRREQ_LEVEL[70],TCC_HIT[70],TCC_EA0_WRREQ[71],TCC_EA0_WRREQ_64B[71],TCC_EA0_WRREQ_LEVEL[71],TCC_HIT[71],TCC_EA0_WRREQ[72],TCC_EA0_WRREQ_64B[72],TCC_EA0_WRREQ_LEVEL[72],TCC_HIT[72],TCC_EA0_WRREQ[73],TCC_EA0_WRREQ_64B[73],TCC_EA0_WRREQ_LEVEL[73],TCC_HIT[73],TCC_EA0_WRREQ[74],TCC_EA0_WRREQ_64B[74],TCC_EA0_WRREQ_LEVEL[74],TCC_HIT[74],TCC_EA0_WRREQ[75],TCC_EA0_WRREQ_64B[75],TCC_EA0_WRREQ_LEVEL[75],TCC_HIT[75],TCC_EA0_WRREQ[76],TCC_EA0_WRREQ_64B[76],TCC_EA0_WRREQ_LEVEL[76],TCC_HIT[76],TCC_EA0_WRREQ[77],TCC_EA0_WRREQ_64B[77],TCC_EA0_WRREQ_LEVEL[77],TCC_HIT[77],TCC_EA0_WRREQ[78],TCC_EA0_WRREQ_64B[78],TCC_EA0_WRREQ_LEVEL[78],TCC_HIT[78],TCC_EA0_WRREQ[79],TCC_EA0_WRREQ_64B[79],TCC_EA0_WRREQ_LEVEL[79],TCC_HIT[79],TCC_EA0_WRREQ[80],TCC_EA0_WRREQ_64B[80],TCC_EA0_WRREQ_LEVEL[80],TCC_HIT[80],TCC_EA0_WRREQ[81],TCC_EA0_WRREQ_64B[81],TCC_EA0_WRREQ_LEVEL[81],TCC_HIT[81],TCC_EA0_WRREQ[82],TCC_EA0_WRREQ_64B[82],TCC_EA0_WRREQ_LEVEL[82],TCC_HIT[82],TCC_EA0_WRREQ[83],TCC_EA0_WRREQ_64B[83],TCC_EA0_WRREQ_LEVEL[83],TCC_HIT[83],TCC_EA0_WRREQ[84],TCC_EA0_WRREQ_64B[84],TCC_EA0_WRREQ_LEVEL[84],TCC_HIT[84],TCC_EA0_WRREQ[85],TCC_EA0_WRREQ_64B[85],TCC_EA0_WRREQ_LEVEL[85],TCC_HIT[85],TCC_EA0_WRREQ[86],TCC_EA0_WRREQ_64B[86],TCC_EA0_WRREQ_LEVEL[86],TCC_HIT[86],TCC_EA0_WRREQ[87],TCC_EA0_WRREQ_64B[87],TCC_EA0_WRREQ_LEVEL[87],TCC_HIT[87],TCC_EA0_WRREQ[88],TCC_EA0_WRREQ_64B[88],TCC_EA0_WRREQ_LEVEL[88],TCC_HIT[88],TCC_EA0_WRREQ[89],TCC_EA0_WRREQ_64B[89],TCC_EA0_WRREQ_LEVEL[89],TCC_HIT[89],TCC_EA0_WRREQ[90],TCC_EA0_WRREQ_64B[90],TCC_EA0_WRREQ_LEVEL[90],TCC_HIT[90],TCC_EA0_WRREQ[91],TCC_EA0_WRREQ_64B[91],TCC_EA0_WRREQ_LEVEL[91],TCC_HIT[91],TCC_EA0_WRREQ[92],TCC_EA0_WRREQ_64B[92],TCC_EA0_WRREQ_LEVEL[92],TCC_HIT[92],TCC_EA0_WRREQ[93],TCC_EA0_WRREQ_64B[93],TCC_EA0_WRREQ_LEVEL[93],TCC_HIT[93],TCC_EA0_WRREQ[94],TCC_EA0_WRREQ_64B[94],TCC_EA0_WRREQ_LEVEL[94],TCC_HIT[94],TCC_EA0_WRREQ[95],TCC_EA0_WRREQ_64B[95],TCC_EA0_WRREQ_LEVEL[95],TCC_HIT[95],TCC_EA0_WRREQ[96],TCC_EA0_WRREQ_64B[96],TCC_EA0_WRREQ_LEVEL[96],TCC_HIT[96],TCC_EA0_WRREQ[97],TCC_EA0_WRREQ_64B[97],TCC_EA0_WRREQ_LEVEL[97],TCC_HIT[97],TCC_EA0_WRREQ[98],TCC_EA0_WRREQ_64B[98],TCC_EA0_WRREQ_LEVEL[98],TCC_HIT[98],TCC_EA0_WRREQ[99],TCC_EA0_WRREQ_64B[99],TCC_EA0_WRREQ_LEVEL[99],TCC_HIT[99],TCC_EA0_WRREQ[100],TCC_EA0_WRREQ_64B[100],TCC_EA0_WRREQ_LEVEL[100],TCC_HIT[100],TCC_EA0_WRREQ[101],TCC_EA0_WRREQ_64B[101],TCC_EA0_WRREQ_LEVEL[101],TCC_HIT[101],TCC_EA0_WRREQ[102],TCC_EA0_WRREQ_64B[102],TCC_EA0_WRREQ_LEVEL[102],TCC_HIT[102],TCC_EA0_WRREQ[103],TCC_EA0_WRREQ_64B[103],TCC_EA0_WRREQ_LEVEL[103],TCC_HIT[103],TCC_EA0_WRREQ[104],TCC_EA0_WRREQ_64B[104],TCC_EA0_WRREQ_LEVEL[104],TCC_HIT[104],TCC_EA0_WRREQ[105],TCC_EA0_WRREQ_64B[105],TCC_EA0_WRREQ_LEVEL[105],TCC_HIT[105],TCC_EA0_WRREQ[106],TCC_EA0_WRREQ_64B[106],TCC_EA0_WRREQ_LEVEL[106],TCC_HIT[106],TCC_EA0_WRREQ[107],TCC_EA0_WRREQ_64B[107],TCC_EA0_WRREQ_LEVEL[107],TCC_HIT[107],TCC_EA0_WRREQ[108],TCC_EA0_WRREQ_64B[108],TCC_EA0_WRREQ_LEVEL[108],TCC_HIT[108],TCC_EA0_WRREQ[109],TCC_EA0_WRREQ_64B[109],TCC_EA0_WRREQ_LEVEL[109],TCC_HIT[109],TCC_EA0_WRREQ[110],TCC_EA0_WRREQ_64B[110],TCC_EA0_WRREQ_LEVEL[110],TCC_HIT[110],TCC_EA0_WRREQ[111],TCC_EA0_WRREQ_64B[111],TCC_EA0_WRREQ_LEVEL[111],TCC_HIT[111],TCC_EA0_WRREQ[112],TCC_EA0_WRREQ_64B[112],TCC_EA0_WRREQ_LEVEL[112],TCC_HIT[112],TCC_EA0_WRREQ[113],TCC_EA0_WRREQ_64B[113],TCC_EA0_WRREQ_LEVEL[113],TCC_HIT[113],TCC_EA0_WRREQ[114],TCC_EA0_WRREQ_64B[114],TCC_EA0_WRREQ_LEVEL[114],TCC_HIT[114],TCC_EA0_WRREQ[115],TCC_EA0_WRREQ_64B[115],TCC_EA0_WRREQ_LEVEL[115],TCC_HIT[115],TCC_EA0_WRREQ[116],TCC_EA0_WRREQ_64B[116],TCC_EA0_WRREQ_LEVEL[116],TCC_HIT[116],TCC_EA0_WRREQ[117],TCC_EA0_WRREQ_64B[117],TCC_EA0_WRREQ_LEVEL[117],TCC_HIT[117],TCC_EA0_WRREQ[118],TCC_EA0_WRREQ_64B[118],TCC_EA0_WRREQ_LEVEL[118],TCC_HIT[118],TCC_EA0_WRREQ[119],TCC_EA0_WRREQ_64B[119],TCC_EA0_WRREQ_LEVEL[119],TCC_HIT[119],TCC_EA0_WRREQ[120],TCC_EA0_WRREQ_64B[120],TCC_EA0_WRREQ_LEVEL[120],TCC_HIT[120],TCC_EA0_WRREQ[121],TCC_EA0_WRREQ_64B[121],TCC_EA0_WRREQ_LEVEL[121],TCC_HIT[121],TCC_EA0_WRREQ[122],TCC_EA0_WRREQ_64B[122],TCC_EA0_WRREQ_LEVEL[122],TCC_HIT[122],TCC_EA0_WRREQ[123],TCC_EA0_WRREQ_64B[123],TCC_EA0_WRREQ_LEVEL[123],TCC_HIT[123],TCC_EA0_WRREQ[124],TCC_EA0_WRREQ_64B[124],TCC_EA0_WRREQ_LEVEL[124],TCC_HIT[124],TCC_EA0_WRREQ[125],TCC_EA0_WRREQ_64B[125],TCC_EA0_WRREQ_LEVEL[125],TCC_HIT[125],TCC_EA0_WRREQ[126],TCC_EA0_WRREQ_64B[126],TCC_EA0_WRREQ_LEVEL[126],TCC_HIT[126],TCC_EA0_WRREQ[127],TCC_EA0_WRREQ_64B[127],TCC_EA0_WRREQ_LEVEL[127],TCC_HIT[127],Wave_Size_10,Correlation_ID_10,SQC_DCACHE_REQ_READ_2,SQC_DCACHE_REQ_READ_4,Wave_Size_11,Correlation_ID_11,SQ_CYCLES,SQ_BUSY_CYCLES,SQ_BUSY_CU_CYCLES,SQ_WAVES,SQ_WAVE_CYCLES,SQ_INSTS_VALU_CVT,SQ_INSTS_VMEM_WR,SQ_INSTS_VMEM_RD,GRBM_COUNT,GRBM_GUI_ACTIVE,SPI_CSN_WINDOW_VALID,SPI_CSN_BUSY,CPC_CPC_STAT_BUSY,CPC_CPC_STAT_IDLE,CPF_CPF_STAT_BUSY,CPF_CPF_STAT_STALL,TA_BUFFER_WAVEFRONTS_sum,TA_TA_BUSY_sum,TCC_BUSY_sum,TCC_CYCLE_sum,TCC_PROBE_ALL_sum,TCC_PROBE_sum,TCP_GATE_EN1_sum,TCP_GATE_EN2_sum,TCP_TCR_TCP_STALL_CYCLES_sum,TCP_TD_TCP_STALL_CYCLES_sum,TD_TC_STALL_sum,TD_TD_BUSY_sum,Wave_Size_12,Correlation_ID_12,SQ_THREAD_CYCLES_VALU,SQ_IFETCH,SQ_LDS_BANK_CONFLICT,SQ_LDS_ADDR_CONFLICT,SQ_LDS_UNALIGNED_STALL,SQ_WAVES_EQ_64,SQ_WAVES_LT_64,SQ_WAVES_LT_48,SPI_RA_BAR_CU_FULL_CSN,SPI_RA_TGLIM_CU_FULL_CSN,TA_FLAT_READ_WAVEFRONTS_sum,TA_FLAT_WAVEFRONTS_sum,TCC_ALL_TC_OP_WB_WRITEBACK_sum,TCC_EA0_RDREQ_DRAM_sum,TCC_NORMAL_WRITEBACK_sum,TCC_TAG_STALL_sum,TCP_TCC_NC_ATOMIC_REQ_sum,TCP_TCC_NC_READ_REQ_sum,TCP_TCC_NC_WRITE_REQ_sum,TCP_TCC_UC_READ_REQ_sum,Wave_Size_13,Correlation_ID_13,SQ_INSTS_VMEM,SQ_INSTS_SALU,SQ_INSTS_VSKIPPED,SQ_INSTS,SQ_INSTS_VALU,SQ_INSTS_VALU_ADD_F16,SQ_INSTS_VALU_MUL_F16,SQ_INSTS_VALU_FMA_F16,GRBM_SPI_BUSY,SPI_CSN_NUM_THREADGROUPS,SPI_CSN_WAVE,CPC_CPC_TCIU_BUSY,CPC_CPC_TCIU_IDLE,CPF_CPF_TCIU_BUSY,CPF_CPF_TCIU_STALL,TA_BUFFER_READ_WAVEFRONTS_sum,TA_BUFFER_WRITE_WAVEFRONTS_sum,TCC_CC_REQ_sum,TCC_NC_REQ_sum,TCC_RW_REQ_sum,TCC_UC_REQ_sum,TCP_ATOMIC_TAGCONFLICT_STALL_CYCLES_sum,TCP_READ_TAGCONFLICT_STALL_CYCLES_sum,TCP_TA_TCP_STATE_READ_sum,TCP_WRITE_TAGCONFLICT_STALL_CYCLES_sum,TD_LOAD_WAVEFRONT_sum,TD_SPI_STALL_sum,Wave_Size_14,Correlation_ID_14,SQ_INSTS_VALU_MFMA_MOPS_I8,SQ_INSTS_VALU_MFMA_MOPS_F16,SQ_INSTS_VALU_MFMA_MOPS_BF16,SQ_INSTS_VALU_MFMA_MOPS_F32,SQ_INSTS_VALU_MFMA_MOPS_F64,SQC_TC_INST_REQ,SQC_TC_DATA_READ_REQ,SQC_TC_DATA_WRITE_REQ,TCP_PENDING_STALL_CYCLES_sum,Wave_Size_15,Correlation_ID_15,SQ_INSTS_VALU_TRANS_F64,SQ_INSTS_VALU_INT32,SQ_INSTS_VALU_INT64,SQ_INSTS_SMEM,SQ_INSTS_FLAT,SQ_INSTS_LDS,SQ_INSTS_GDS,SQ_INSTS_EXP_GDS,SPI_RA_RES_STALL_CSN,SPI_RA_TMP_STALL_CSN,CPC_CPC_UTCL2IU_BUSY,CPC_CPC_UTCL2IU_IDLE,CPF_CMP_UTCL1_STALL_ON_TRANSLATION,TA_BUFFER_COALESCED_READ_CYCLES_sum,TA_BUFFER_COALESCED_WRITE_CYCLES_sum,TCC_ATOMIC_sum,TCC_READ_sum,TCC_WRITEBACK_sum,TCC_WRITE_sum,TCP_TOTAL_ATOMIC_WITHOUT_RET_sum,TCP_TOTAL_ATOMIC_WITH_RET_sum,TCP_TOTAL_CACHE_ACCESSES_sum,TCP_TOTAL_WRITEBACK_INVALIDATES_sum,TD_COALESCABLE_WAVEFRONT_sum,Wave_Size_16,Correlation_ID_16,SQC_TC_DATA_ATOMIC_REQ,SQC_TC_STALL,SQC_TC_REQ,SQC_DCACHE_REQ_READ_16,SQC_ICACHE_REQ,SQC_ICACHE_HITS,SQC_ICACHE_MISSES,SQC_ICACHE_MISSES_DUPLICATE,Wave_Size_17,Correlation_ID_17,SQ_ACTIVE_INST_SCA,SQ_ACTIVE_INST_EXP_GDS,SQ_ACTIVE_INST_MISC,SQ_ACTIVE_INST_FLAT,SQ_INST_CYCLES_VMEM_WR,SQ_INST_CYCLES_VMEM_RD,SQ_INST_CYCLES_SMEM,SQ_INST_CYCLES_SALU,SPI_RA_SGPR_SIMD_FULL_CSN,SPI_RA_LDS_CU_FULL_CSN,CPC_ME1_DC0_SPI_BUSY,TA_ADDR_STALLED_BY_TD_CYCLES_sum,TA_DATA_STALLED_BY_TC_CYCLES_sum,TCC_BUBBLE_sum,TCC_EA0_RDREQ_32B_sum,TCC_EA0_RDREQ_sum,TCC_EA0_RD_UNCACHED_32B_sum,TCP_TCC_ATOMIC_WITHOUT_RET_REQ_sum,TCP_TCC_ATOMIC_WITH_RET_REQ_sum,TCP_TCC_READ_REQ_sum,TCP_TCC_WRITE_REQ_sum,Start_Timestamp,End_Timestamp +0,60633,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",0,2630734.0,0.0,0.0,65536.0,60576.0,160.0,4800.0,32768.0,64,0,0,0.0,512.0,50979.0,0.0,0.0,512.0,50979.0,0.0,0.0,512.0,50979.0,0.0,0.0,512.0,50979.0,0.0,0.0,512.0,50979.0,0.0,0.0,512.0,50979.0,0.0,0.0,512.0,50979.0,0.0,0.0,512.0,50979.0,0.0,0.0,512.0,50979.0,0.0,0.0,512.0,50979.0,0.0,0.0,512.0,50979.0,0.0,0.0,512.0,50979.0,0.0,0.0,512.0,50979.0,0.0,0.0,512.0,50979.0,0.0,0.0,512.0,50979.0,0.0,0.0,512.0,50979.0,0.0,0.0,512.0,47060.0,0.0,0.0,512.0,47060.0,0.0,0.0,512.0,47060.0,0.0,0.0,512.0,47060.0,0.0,0.0,512.0,47060.0,0.0,0.0,512.0,47060.0,0.0,0.0,512.0,47060.0,0.0,0.0,512.0,47060.0,0.0,0.0,512.0,47060.0,0.0,0.0,512.0,47060.0,0.0,0.0,512.0,47060.0,0.0,0.0,512.0,47060.0,0.0,0.0,512.0,47060.0,0.0,0.0,512.0,47060.0,0.0,0.0,512.0,47060.0,0.0,0.0,512.0,47060.0,0.0,0.0,512.0,60880.0,0.0,0.0,512.0,60880.0,0.0,0.0,512.0,60880.0,0.0,0.0,512.0,60880.0,0.0,0.0,512.0,60880.0,0.0,0.0,512.0,60880.0,0.0,0.0,512.0,60880.0,0.0,0.0,512.0,60880.0,0.0,0.0,512.0,60880.0,0.0,0.0,512.0,60880.0,0.0,0.0,512.0,60880.0,0.0,0.0,512.0,60880.0,0.0,0.0,512.0,60880.0,0.0,0.0,512.0,60880.0,0.0,0.0,512.0,60880.0,0.0,0.0,512.0,60880.0,0.0,0.0,512.0,70496.0,0.0,0.0,512.0,70496.0,0.0,0.0,512.0,70496.0,0.0,0.0,512.0,70496.0,0.0,0.0,512.0,70496.0,0.0,0.0,512.0,70496.0,0.0,0.0,512.0,70496.0,0.0,0.0,512.0,70496.0,0.0,0.0,512.0,70496.0,0.0,0.0,512.0,70496.0,0.0,0.0,512.0,70496.0,0.0,0.0,512.0,70496.0,0.0,0.0,512.0,70496.0,0.0,0.0,512.0,70496.0,0.0,0.0,512.0,70496.0,0.0,0.0,512.0,70496.0,0.0,0.0,512.0,92468.0,0.0,0.0,512.0,92468.0,0.0,0.0,512.0,92468.0,0.0,0.0,512.0,92468.0,0.0,0.0,512.0,92468.0,0.0,0.0,512.0,92468.0,0.0,0.0,512.0,92468.0,0.0,0.0,512.0,92468.0,0.0,0.0,512.0,92468.0,0.0,0.0,512.0,92468.0,0.0,0.0,512.0,92468.0,0.0,0.0,512.0,92468.0,0.0,0.0,512.0,92468.0,0.0,0.0,512.0,92468.0,0.0,0.0,512.0,92468.0,0.0,0.0,512.0,92468.0,0.0,0.0,512.0,102852.0,0.0,0.0,512.0,102852.0,0.0,0.0,512.0,102852.0,0.0,0.0,512.0,102852.0,0.0,0.0,512.0,102852.0,0.0,0.0,512.0,102852.0,0.0,0.0,512.0,102852.0,0.0,0.0,512.0,102852.0,0.0,0.0,512.0,102852.0,0.0,0.0,512.0,102852.0,0.0,0.0,512.0,102852.0,0.0,0.0,512.0,102852.0,0.0,0.0,512.0,102852.0,0.0,0.0,512.0,102852.0,0.0,0.0,512.0,102852.0,0.0,0.0,512.0,102852.0,0.0,0.0,512.0,104775.0,0.0,0.0,512.0,104775.0,0.0,0.0,512.0,104775.0,0.0,0.0,512.0,104775.0,0.0,0.0,512.0,104775.0,0.0,0.0,512.0,104775.0,0.0,0.0,512.0,104775.0,0.0,0.0,512.0,104775.0,0.0,0.0,512.0,104775.0,0.0,0.0,512.0,104775.0,0.0,0.0,512.0,104775.0,0.0,0.0,512.0,104775.0,0.0,0.0,512.0,104775.0,0.0,0.0,512.0,104775.0,0.0,0.0,512.0,104775.0,0.0,0.0,512.0,104775.0,0.0,0.0,512.0,113099.0,0.0,0.0,512.0,113099.0,0.0,0.0,512.0,113099.0,0.0,0.0,512.0,113099.0,0.0,0.0,512.0,113099.0,0.0,0.0,512.0,113099.0,0.0,0.0,512.0,113099.0,0.0,0.0,512.0,113099.0,0.0,0.0,512.0,113099.0,0.0,0.0,512.0,113099.0,0.0,0.0,512.0,113099.0,0.0,0.0,512.0,113099.0,0.0,0.0,512.0,113099.0,0.0,0.0,512.0,113099.0,0.0,0.0,512.0,113099.0,0.0,0.0,512.0,113099.0,0.0,64,0,0.0,0.0,1048576.0,0.0,0.0,0.0,0.0,0.0,0.0,32768.0,0.0,16384.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,64,0,131072.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,16384.0,0.0,0.0,115127013.0,71374843.0,232408.0,0.0,0.0,65536.0,131072.0,64,0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,119405.0,31411.0,2401586.0,696.0,0.0,446729.0,0.0,0.0,66160.0,131311.0,197471.0,0.0,2097152.0,1048576.0,1048576.0,2097152.0,0.0,16384.0,64,0,0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1049.0,537.0,1561.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1027.0,593.0,1617.0,1616.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1027.0,593.0,1617.0,1616.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1049.0,537.0,1561.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1047.0,535.0,1559.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1027.0,593.0,1617.0,1616.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1027.0,593.0,1617.0,1616.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1048.0,536.0,1560.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1027.0,593.0,1617.0,1616.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1048.0,536.0,1560.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1048.0,536.0,1560.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1027.0,593.0,1617.0,1616.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1027.0,593.0,1617.0,1616.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1047.0,535.0,1559.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1048.0,536.0,1560.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1027.0,593.0,1617.0,1616.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,64,0,16384.0,16384.0,28336787.0,6427087.0,278528.0,0.0,0.0,98304.0,1250646.0,0.0,0.0,1975987.0,70335.0,32768.0,131072.0,131072.0,131072.0,0.0,0.0,524288.0,448386.0,2258.0,64,0,0,354.0,0.0,1024.0,335.0,0.0,1024.0,304.0,0.0,1024.0,326.0,0.0,1024.0,342.0,0.0,1024.0,432.0,0.0,1024.0,256.0,0.0,1024.0,427.0,0.0,1024.0,227.0,0.0,1024.0,252.0,0.0,1024.0,278.0,0.0,1024.0,300.0,0.0,1024.0,300.0,0.0,1024.0,0.0,0.0,1024.0,459.0,0.0,1024.0,431.0,0.0,1024.0,887.0,0.0,1024.0,987.0,0.0,1024.0,1293.0,0.0,1024.0,1394.0,0.0,1024.0,647.0,0.0,1024.0,112.0,0.0,1024.0,1416.0,0.0,1024.0,1382.0,0.0,1024.0,1148.0,0.0,1024.0,958.0,0.0,1024.0,1169.0,0.0,1024.0,1362.0,0.0,1024.0,1299.0,0.0,1024.0,1325.0,0.0,1024.0,990.0,0.0,1024.0,1337.0,0.0,1024.0,232.0,0.0,1024.0,274.0,0.0,1024.0,246.0,0.0,1024.0,406.0,0.0,1024.0,422.0,0.0,1024.0,440.0,0.0,1024.0,272.0,0.0,1024.0,401.0,0.0,1024.0,293.0,0.0,1024.0,315.0,0.0,1024.0,296.0,0.0,1024.0,318.0,0.0,1024.0,315.0,0.0,1024.0,0.0,0.0,1024.0,488.0,0.0,1024.0,458.0,0.0,1024.0,329.0,0.0,1024.0,306.0,0.0,1024.0,335.0,0.0,1024.0,357.0,0.0,1024.0,309.0,0.0,1024.0,0.0,0.0,1024.0,440.0,0.0,1024.0,394.0,0.0,1024.0,230.0,0.0,1024.0,255.0,0.0,1024.0,288.0,0.0,1024.0,421.0,0.0,1024.0,447.0,0.0,1024.0,488.0,0.0,1024.0,256.0,0.0,1024.0,471.0,0.0,1024.0,255.0,0.0,1024.0,229.0,0.0,1024.0,627.0,0.0,1024.0,284.0,0.0,1024.0,306.0,0.0,1024.0,9.0,0.0,1024.0,416.0,0.0,1024.0,363.0,0.0,1024.0,524.0,0.0,1024.0,1064.0,0.0,1024.0,777.0,0.0,1024.0,1025.0,0.0,1024.0,488.0,0.0,1024.0,635.0,0.0,1024.0,822.0,0.0,1024.0,962.0,0.0,1024.0,296.0,0.0,1024.0,274.0,0.0,1024.0,232.0,0.0,1024.0,455.0,0.0,1024.0,361.0,0.0,1024.0,407.0,0.0,1024.0,213.0,0.0,1024.0,342.0,0.0,1024.0,462.0,0.0,1024.0,400.0,0.0,1024.0,263.0,0.0,1024.0,244.0,0.0,1024.0,311.0,0.0,1024.0,0.0,0.0,1024.0,542.0,0.0,1024.0,512.0,0.0,1024.0,303.0,0.0,1024.0,329.0,0.0,1024.0,246.0,0.0,1024.0,268.0,0.0,1024.0,299.0,0.0,1024.0,0.0,0.0,1024.0,427.0,0.0,1024.0,400.0,0.0,1024.0,288.0,0.0,1024.0,269.0,0.0,1024.0,332.0,0.0,1024.0,476.0,0.0,1024.0,450.0,0.0,1024.0,427.0,0.0,1024.0,217.0,0.0,1024.0,392.0,0.0,1024.0,290.0,0.0,1024.0,335.0,0.0,1024.0,250.0,0.0,1024.0,456.0,0.0,1024.0,413.0,0.0,1024.0,435.0,0.0,1024.0,224.0,0.0,1024.0,462.0,0.0,1024.0,279.0,0.0,1024.0,263.0,0.0,1024.0,353.0,0.0,1024.0,318.0,0.0,1024.0,308.0,0.0,1024.0,0.0,0.0,1024.0,472.0,0.0,1024.0,449.0,0.0,1024.0,64,0,0,0.0,512.0,0.0,829029.0,0.0,513.0,0.0,740917.0,0.0,512.0,0.0,873385.0,0.0,512.0,0.0,797915.0,0.0,512.0,0.0,815225.0,0.0,512.0,0.0,802431.0,0.0,532.0,0.0,963711.0,0.0,512.0,0.0,847965.0,0.0,512.0,0.0,800037.0,0.0,512.0,0.0,770177.0,0.0,512.0,0.0,753246.0,0.0,513.0,0.0,801618.0,0.0,517.0,0.0,759260.0,0.0,512.0,0.0,755716.0,0.0,515.0,0.0,791789.0,0.0,512.0,0.0,752065.0,0.0,512.0,0.0,909551.0,0.0,512.0,0.0,790521.0,0.0,512.0,0.0,835048.0,0.0,513.0,0.0,778301.0,0.0,517.0,0.0,787443.0,0.0,512.0,0.0,772917.0,0.0,514.0,0.0,775189.0,0.0,512.0,0.0,778223.0,0.0,512.0,0.0,792768.0,0.0,513.0,0.0,769130.0,0.0,512.0,0.0,837254.0,0.0,512.0,0.0,822647.0,0.0,512.0,0.0,851979.0,0.0,512.0,0.0,823059.0,0.0,532.0,0.0,871112.0,0.0,512.0,0.0,795548.0,0.0,512.0,0.0,737411.0,0.0,513.0,0.0,784474.0,0.0,512.0,0.0,824236.0,0.0,512.0,0.0,805060.0,0.0,512.0,0.0,867528.0,0.0,512.0,0.0,798875.0,0.0,532.0,0.0,939535.0,0.0,512.0,0.0,762532.0,0.0,512.0,0.0,814322.0,0.0,512.0,0.0,848346.0,0.0,512.0,0.0,818790.0,0.0,513.0,0.0,794742.0,0.0,517.0,0.0,834416.0,0.0,512.0,0.0,802287.0,0.0,515.0,0.0,872056.0,0.0,512.0,0.0,945511.0,0.0,512.0,0.0,867391.0,0.0,512.0,0.0,863967.0,0.0,512.0,0.0,839849.0,0.0,513.0,0.0,829505.0,0.0,517.0,0.0,818026.0,0.0,512.0,0.0,805084.0,0.0,514.0,0.0,850215.0,0.0,512.0,0.0,879741.0,0.0,512.0,0.0,742947.0,0.0,513.0,0.0,793232.0,0.0,512.0,0.0,793834.0,0.0,512.0,0.0,806797.0,0.0,512.0,0.0,837877.0,0.0,512.0,0.0,813229.0,0.0,532.0,0.0,944941.0,0.0,512.0,0.0,799154.0,0.0,512.0,0.0,807512.0,0.0,512.0,0.0,835823.0,0.0,512.0,0.0,834770.0,0.0,513.0,0.0,830064.0,0.0,517.0,0.0,840002.0,0.0,512.0,0.0,849547.0,0.0,514.0,0.0,883445.0,0.0,512.0,0.0,832267.0,0.0,512.0,0.0,840988.0,0.0,513.0,0.0,889081.0,0.0,512.0,0.0,881551.0,0.0,512.0,0.0,893713.0,0.0,512.0,0.0,960372.0,0.0,512.0,0.0,885623.0,0.0,532.0,0.0,1172054.0,0.0,512.0,0.0,910967.0,0.0,512.0,0.0,780599.0,0.0,513.0,0.0,776462.0,0.0,512.0,0.0,790803.0,0.0,512.0,0.0,808873.0,0.0,512.0,0.0,802945.0,0.0,512.0,0.0,772372.0,0.0,532.0,0.0,1072905.0,0.0,512.0,0.0,787331.0,0.0,512.0,0.0,786374.0,0.0,512.0,0.0,799681.0,0.0,512.0,0.0,803009.0,0.0,513.0,0.0,753926.0,0.0,517.0,0.0,809950.0,0.0,512.0,0.0,796692.0,0.0,516.0,0.0,795920.0,0.0,512.0,0.0,820585.0,0.0,512.0,0.0,846810.0,0.0,512.0,0.0,873270.0,0.0,512.0,0.0,893052.0,0.0,513.0,0.0,874989.0,0.0,517.0,0.0,879063.0,0.0,512.0,0.0,910720.0,0.0,514.0,0.0,893895.0,0.0,512.0,0.0,887855.0,0.0,512.0,0.0,888635.0,0.0,513.0,0.0,905237.0,0.0,512.0,0.0,930836.0,0.0,512.0,0.0,987775.0,0.0,512.0,0.0,877468.0,0.0,512.0,0.0,953443.0,0.0,532.0,0.0,1160621.0,0.0,512.0,0.0,919925.0,0.0,512.0,0.0,762895.0,0.0,513.0,0.0,779831.0,0.0,512.0,0.0,864708.0,0.0,512.0,0.0,821141.0,0.0,512.0,0.0,808767.0,0.0,512.0,0.0,800152.0,0.0,532.0,0.0,1085472.0,0.0,512.0,0.0,835694.0,0.0,512.0,0.0,819295.0,0.0,512.0,0.0,857421.0,0.0,512.0,0.0,815265.0,0.0,513.0,0.0,814037.0,0.0,517.0,0.0,804667.0,0.0,512.0,0.0,841734.0,0.0,514.0,0.0,822519.0,0.0,512.0,0.0,844932.0,64,0,0,1024.0,1024.0,481340.0,512.0,1024.0,1024.0,475133.0,512.0,1024.0,1024.0,479664.0,512.0,1024.0,1024.0,470820.0,512.0,1024.0,1024.0,505771.0,512.0,1024.0,1024.0,556824.0,512.0,1024.0,1024.0,525792.0,512.0,1024.0,1024.0,486164.0,512.0,1024.0,1024.0,559012.0,512.0,1024.0,1024.0,584457.0,512.0,1024.0,1024.0,561270.0,512.0,1024.0,1024.0,557092.0,512.0,1024.0,1024.0,578652.0,590.0,1024.0,1024.0,586513.0,512.0,1024.0,1024.0,608826.0,512.0,1024.0,1024.0,566575.0,512.0,1024.0,1024.0,531923.0,512.0,1024.0,1024.0,518235.0,512.0,1024.0,1024.0,528777.0,512.0,1024.0,1024.0,540456.0,512.0,1024.0,1024.0,467082.0,590.0,1024.0,1024.0,465300.0,512.0,1024.0,1024.0,553115.0,512.0,1024.0,1024.0,507805.0,512.0,1024.0,1024.0,524730.0,512.0,1024.0,1024.0,532056.0,512.0,1024.0,1024.0,553830.0,512.0,1024.0,1024.0,553218.0,512.0,1024.0,1024.0,541052.0,512.0,1024.0,1024.0,545829.0,512.0,1024.0,1024.0,568704.0,512.0,1024.0,1024.0,559042.0,512.0,1024.0,1024.0,462050.0,512.0,1024.0,1024.0,483654.0,512.0,1024.0,1024.0,473717.0,512.0,1024.0,1024.0,489364.0,512.0,1024.0,1024.0,474668.0,512.0,1024.0,1024.0,478711.0,512.0,1024.0,1024.0,489639.0,512.0,1024.0,1024.0,475855.0,512.0,1024.0,1024.0,462219.0,512.0,1024.0,1024.0,475563.0,512.0,1024.0,1024.0,485713.0,512.0,1024.0,1024.0,481579.0,512.0,1024.0,1024.0,474408.0,590.0,1024.0,1024.0,475213.0,512.0,1024.0,1024.0,505013.0,512.0,1024.0,1024.0,503345.0,512.0,1024.0,1024.0,447958.0,512.0,1024.0,1024.0,457310.0,512.0,1024.0,1024.0,466241.0,512.0,1024.0,1024.0,466551.0,512.0,1024.0,1024.0,455559.0,590.0,1024.0,1024.0,457720.0,512.0,1024.0,1024.0,474057.0,512.0,1024.0,1024.0,476733.0,512.0,1024.0,1024.0,448192.0,512.0,1024.0,1024.0,467477.0,512.0,1024.0,1024.0,456676.0,512.0,1024.0,1024.0,469516.0,512.0,1024.0,1024.0,456441.0,512.0,1024.0,1024.0,461458.0,512.0,1024.0,1024.0,470518.0,512.0,1024.0,1024.0,460354.0,512.0,1024.0,1024.0,636609.0,512.0,1024.0,1024.0,710565.0,512.0,1024.0,1024.0,796858.0,512.0,1024.0,1024.0,748561.0,512.0,1024.0,1024.0,749863.0,590.0,1024.0,1024.0,740760.0,512.0,1024.0,1024.0,637312.0,512.0,1024.0,1024.0,774650.0,512.0,1024.0,1024.0,577665.0,512.0,1024.0,1024.0,746820.0,512.0,1024.0,1024.0,609528.0,512.0,1024.0,1024.0,790333.0,512.0,1024.0,1024.0,707098.0,512.0,1024.0,1024.0,667720.0,512.0,1024.0,1024.0,780934.0,512.0,1024.0,1024.0,549306.0,512.0,1024.0,1024.0,687703.0,512.0,1024.0,1024.0,716425.0,512.0,1024.0,1024.0,682229.0,512.0,1024.0,1024.0,706818.0,512.0,1024.0,1024.0,698190.0,512.0,1024.0,1024.0,722122.0,512.0,1024.0,1024.0,718263.0,512.0,1024.0,1024.0,681332.0,512.0,1024.0,1024.0,701103.0,512.0,1024.0,1024.0,725479.0,512.0,1024.0,1024.0,700112.0,512.0,1024.0,1024.0,688689.0,512.0,1024.0,1024.0,653029.0,590.0,1024.0,1024.0,629485.0,512.0,1024.0,1024.0,710475.0,512.0,1024.0,1024.0,710291.0,512.0,1024.0,1024.0,724888.0,512.0,1024.0,1024.0,772665.0,512.0,1024.0,1024.0,734793.0,512.0,1024.0,1024.0,792436.0,512.0,1024.0,1024.0,746913.0,590.0,1024.0,1024.0,749490.0,512.0,1024.0,1024.0,779975.0,512.0,1024.0,1024.0,735435.0,512.0,1024.0,1024.0,729445.0,512.0,1024.0,1024.0,749371.0,512.0,1024.0,1024.0,747607.0,512.0,1024.0,1024.0,743780.0,512.0,1024.0,1024.0,759763.0,512.0,1024.0,1024.0,753473.0,512.0,1024.0,1024.0,777044.0,512.0,1024.0,1024.0,779111.0,512.0,1024.0,1024.0,717071.0,512.0,1024.0,1024.0,740670.0,512.0,1024.0,1024.0,741690.0,512.0,1024.0,1024.0,736719.0,512.0,1024.0,1024.0,740449.0,512.0,1024.0,1024.0,735326.0,512.0,1024.0,1024.0,754045.0,512.0,1024.0,1024.0,768393.0,512.0,1024.0,1024.0,690294.0,512.0,1024.0,1024.0,732418.0,512.0,1024.0,1024.0,696629.0,512.0,1024.0,1024.0,737464.0,512.0,1024.0,1024.0,714528.0,590.0,1024.0,1024.0,720005.0,512.0,1024.0,1024.0,746238.0,512.0,1024.0,1024.0,701754.0,512.0,64,0,32768.0,0.0,64,0,10288588.0,622203.0,5304706.0,16384.0,37155126.0,0.0,16384.0,16384.0,2572147.0,2572147.0,10282748.0,661242.0,2572147.0,0.0,2572147.0,78.0,0.0,856140.0,10354294.0,41154352.0,0.0,0.0,6874616.0,1578313.0,0.0,1530.0,1240240.0,1551950.0,64,0,6291456.0,65536.0,0.0,0.0,0.0,16384.0,0.0,0.0,0.0,0.0,16384.0,32768.0,65534.0,65607.0,2.0,57601.0,0.0,0.0,0.0,0.0,64,0,32768.0,49152.0,0.0,327680.0,98304.0,0.0,0.0,0.0,176836.0,4096.0,16384.0,1586.0,2672784.0,2326917.0,0.0,0.0,0.0,0.0,0.0,197248.0,228.0,0.0,0.0,32768.0,0.0,32768.0,166.0,64,0,0.0,0.0,0.0,0.0,0.0,640.0,160.0,0.0,1230495.0,64,0,0.0,49152.0,32768.0,65536.0,32768.0,0.0,0.0,0.0,104681.0,0.0,680.0,2508756.0,78.0,0.0,0.0,0.0,66400.0,65656.0,131072.0,0.0,0.0,524288.0,304.0,0.0,64,0,0.0,0.0,800.0,0.0,65536.0,61738.0,160.0,3638.0,64,0,114688.0,0.0,32768.0,32768.0,16384.0,16384.0,65536.0,49152.0,0.0,0.0,243860.0,0.0,180626.0,65536.0,0.0,65775.0,414.0,0.0,0.0,65536.0,131072.0,810969676802805,810969676816525 +1,60633,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",0,2808832.0,0.0,0.0,65536.0,60576.0,160.0,4800.0,32768.0,64,0,0,0.0,512.0,44522.0,0.0,0.0,512.0,44522.0,0.0,0.0,512.0,44522.0,0.0,0.0,512.0,44522.0,0.0,0.0,512.0,44522.0,0.0,0.0,512.0,44522.0,0.0,0.0,512.0,44522.0,0.0,0.0,512.0,44522.0,0.0,0.0,512.0,44522.0,0.0,0.0,512.0,44522.0,0.0,0.0,512.0,44522.0,0.0,0.0,512.0,44522.0,0.0,0.0,512.0,44522.0,0.0,0.0,512.0,44522.0,0.0,0.0,512.0,44522.0,0.0,0.0,512.0,44522.0,0.0,0.0,512.0,42816.0,0.0,0.0,512.0,42816.0,0.0,0.0,512.0,42816.0,0.0,0.0,512.0,42816.0,0.0,0.0,512.0,42816.0,0.0,0.0,512.0,42816.0,0.0,0.0,512.0,42816.0,0.0,0.0,512.0,42816.0,0.0,0.0,512.0,42816.0,0.0,0.0,512.0,42816.0,0.0,0.0,512.0,42816.0,0.0,0.0,512.0,42816.0,0.0,0.0,512.0,42816.0,0.0,0.0,512.0,42816.0,0.0,0.0,512.0,42816.0,0.0,0.0,512.0,42816.0,0.0,0.0,512.0,61719.0,0.0,0.0,512.0,61719.0,0.0,0.0,512.0,61719.0,0.0,0.0,512.0,61719.0,0.0,0.0,512.0,61719.0,0.0,0.0,512.0,61719.0,0.0,0.0,512.0,61719.0,0.0,0.0,512.0,61719.0,0.0,0.0,512.0,61719.0,0.0,0.0,512.0,61719.0,0.0,0.0,512.0,61719.0,0.0,0.0,512.0,61719.0,0.0,0.0,512.0,61719.0,0.0,0.0,512.0,61719.0,0.0,0.0,512.0,61719.0,0.0,0.0,512.0,61719.0,0.0,0.0,512.0,72756.0,0.0,0.0,512.0,72756.0,0.0,0.0,512.0,72756.0,0.0,0.0,512.0,72756.0,0.0,0.0,512.0,72756.0,0.0,0.0,512.0,72756.0,0.0,0.0,512.0,72756.0,0.0,0.0,512.0,72756.0,0.0,0.0,512.0,72756.0,0.0,0.0,512.0,72756.0,0.0,0.0,512.0,72756.0,0.0,0.0,512.0,72756.0,0.0,0.0,512.0,72756.0,0.0,0.0,512.0,72756.0,0.0,0.0,512.0,72756.0,0.0,0.0,512.0,72756.0,0.0,0.0,512.0,86819.0,0.0,0.0,512.0,86819.0,0.0,0.0,512.0,86819.0,0.0,0.0,512.0,86819.0,0.0,0.0,512.0,86819.0,0.0,0.0,512.0,86819.0,0.0,0.0,512.0,86819.0,0.0,0.0,512.0,86819.0,0.0,0.0,512.0,86819.0,0.0,0.0,512.0,86819.0,0.0,0.0,512.0,86819.0,0.0,0.0,512.0,86819.0,0.0,0.0,512.0,86819.0,0.0,0.0,512.0,86819.0,0.0,0.0,512.0,86819.0,0.0,0.0,512.0,86819.0,0.0,0.0,512.0,97264.0,0.0,0.0,512.0,97264.0,0.0,0.0,512.0,97264.0,0.0,0.0,512.0,97264.0,0.0,0.0,512.0,97264.0,0.0,0.0,512.0,97264.0,0.0,0.0,512.0,97264.0,0.0,0.0,512.0,97264.0,0.0,0.0,512.0,97264.0,0.0,0.0,512.0,97264.0,0.0,0.0,512.0,97264.0,0.0,0.0,512.0,97264.0,0.0,0.0,512.0,97264.0,0.0,0.0,512.0,97264.0,0.0,0.0,512.0,97264.0,0.0,0.0,512.0,97264.0,0.0,0.0,512.0,95560.0,0.0,0.0,512.0,95560.0,0.0,0.0,512.0,95560.0,0.0,0.0,512.0,95560.0,0.0,0.0,512.0,95560.0,0.0,0.0,512.0,95560.0,0.0,0.0,512.0,95560.0,0.0,0.0,512.0,95560.0,0.0,0.0,512.0,95560.0,0.0,0.0,512.0,95560.0,0.0,0.0,512.0,95560.0,0.0,0.0,512.0,95560.0,0.0,0.0,512.0,95560.0,0.0,0.0,512.0,95560.0,0.0,0.0,512.0,95560.0,0.0,0.0,512.0,95560.0,0.0,0.0,512.0,105665.0,0.0,0.0,512.0,105665.0,0.0,0.0,512.0,105665.0,0.0,0.0,512.0,105665.0,0.0,0.0,512.0,105665.0,0.0,0.0,512.0,105665.0,0.0,0.0,512.0,105665.0,0.0,0.0,512.0,105665.0,0.0,0.0,512.0,105665.0,0.0,0.0,512.0,105665.0,0.0,0.0,512.0,105665.0,0.0,0.0,512.0,105665.0,0.0,0.0,512.0,105665.0,0.0,0.0,512.0,105665.0,0.0,0.0,512.0,105665.0,0.0,0.0,512.0,105665.0,0.0,64,0,0.0,0.0,1048576.0,0.0,0.0,0.0,0.0,0.0,0.0,32768.0,0.0,16384.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,64,0,131072.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,16384.0,0.0,0.0,63402270.0,91577869.0,331064.0,0.0,0.0,65536.0,131072.0,64,0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,50791.0,27989.0,2003598.0,9776.0,0.0,304771.0,0.0,0.0,65536.0,131325.0,196861.0,0.0,2097152.0,1048576.0,1048576.0,2097152.0,0.0,16384.0,64,0,0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1025.0,513.0,1537.0,1536.0,1028.0,516.0,1540.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1048.0,536.0,1560.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1025.0,513.0,1537.0,1536.0,1026.0,514.0,1538.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1049.0,537.0,1561.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1025.0,513.0,1537.0,1536.0,1026.0,514.0,1538.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1048.0,536.0,1560.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1025.0,513.0,1537.0,1536.0,1026.0,514.0,1538.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1047.0,535.0,1559.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1025.0,513.0,1537.0,1536.0,1026.0,514.0,1538.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1049.0,537.0,1561.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1025.0,513.0,1537.0,1536.0,1026.0,514.0,1538.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1049.0,537.0,1561.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1025.0,513.0,1537.0,1536.0,1026.0,514.0,1538.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1048.0,536.0,1560.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1025.0,513.0,1537.0,1536.0,1026.0,514.0,1538.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1048.0,536.0,1560.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,64,0,16384.0,16384.0,23727666.0,5996720.0,278528.0,0.0,0.0,98304.0,1132462.0,0.0,0.0,2308817.0,68591.0,32768.0,131072.0,131072.0,131072.0,0.0,0.0,524288.0,444207.0,2324.0,64,0,0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,64,0,0,0.0,512.0,0.0,369181.0,0.0,513.0,0.0,372787.0,0.0,513.0,0.0,387716.0,0.0,513.0,0.0,396994.0,0.0,512.0,0.0,396960.0,0.0,512.0,0.0,393483.0,0.0,532.0,0.0,725407.0,0.0,512.0,0.0,427673.0,0.0,512.0,0.0,391475.0,0.0,512.0,0.0,419949.0,0.0,512.0,0.0,407077.0,0.0,515.0,0.0,413087.0,0.0,512.0,0.0,395994.0,0.0,513.0,0.0,405344.0,0.0,515.0,0.0,424790.0,0.0,512.0,0.0,409744.0,0.0,512.0,0.0,367768.0,0.0,512.0,0.0,383801.0,0.0,512.0,0.0,382309.0,0.0,514.0,0.0,389261.0,0.0,512.0,0.0,388118.0,0.0,513.0,0.0,386868.0,0.0,521.0,0.0,401156.0,0.0,512.0,0.0,386048.0,0.0,512.0,0.0,366582.0,0.0,513.0,0.0,380228.0,0.0,513.0,0.0,390298.0,0.0,513.0,0.0,389947.0,0.0,512.0,0.0,401981.0,0.0,512.0,0.0,401807.0,0.0,532.0,0.0,465548.0,0.0,512.0,0.0,413719.0,0.0,512.0,0.0,365919.0,0.0,513.0,0.0,385400.0,0.0,513.0,0.0,378733.0,0.0,513.0,0.0,392321.0,0.0,512.0,0.0,410879.0,0.0,512.0,0.0,411992.0,0.0,532.0,0.0,597947.0,0.0,512.0,0.0,409002.0,0.0,512.0,0.0,391349.0,0.0,512.0,0.0,401033.0,0.0,512.0,0.0,423226.0,0.0,514.0,0.0,416886.0,0.0,512.0,0.0,420007.0,0.0,513.0,0.0,423332.0,0.0,515.0,0.0,442794.0,0.0,512.0,0.0,432760.0,0.0,512.0,0.0,445753.0,0.0,512.0,0.0,446966.0,0.0,512.0,0.0,471044.0,0.0,514.0,0.0,464496.0,0.0,512.0,0.0,455184.0,0.0,513.0,0.0,454397.0,0.0,515.0,0.0,481532.0,0.0,512.0,0.0,471648.0,0.0,512.0,0.0,371184.0,0.0,513.0,0.0,401156.0,0.0,513.0,0.0,387487.0,0.0,513.0,0.0,406154.0,0.0,512.0,0.0,408611.0,0.0,512.0,0.0,415613.0,0.0,532.0,0.0,605044.0,0.0,512.0,0.0,403879.0,0.0,512.0,0.0,672139.0,0.0,512.0,0.0,707752.0,0.0,512.0,0.0,680136.0,0.0,514.0,0.0,668214.0,0.0,512.0,0.0,637143.0,0.0,513.0,0.0,635683.0,0.0,517.0,0.0,716334.0,0.0,512.0,0.0,691778.0,0.0,512.0,0.0,556094.0,0.0,513.0,0.0,592469.0,0.0,513.0,0.0,582370.0,0.0,513.0,0.0,618200.0,0.0,512.0,0.0,617756.0,0.0,512.0,0.0,614316.0,0.0,532.0,0.0,900514.0,0.0,512.0,0.0,625534.0,0.0,512.0,0.0,638712.0,0.0,513.0,0.0,704628.0,0.0,513.0,0.0,657266.0,0.0,513.0,0.0,696077.0,0.0,512.0,0.0,650609.0,0.0,512.0,0.0,670101.0,0.0,532.0,0.0,978372.0,0.0,512.0,0.0,633006.0,0.0,512.0,0.0,685936.0,0.0,512.0,0.0,719704.0,0.0,512.0,0.0,717964.0,0.0,514.0,0.0,712747.0,0.0,512.0,0.0,698496.0,0.0,513.0,0.0,720088.0,0.0,516.0,0.0,727241.0,0.0,512.0,0.0,710792.0,0.0,512.0,0.0,498072.0,0.0,512.0,0.0,520547.0,0.0,512.0,0.0,510217.0,0.0,514.0,0.0,526826.0,0.0,512.0,0.0,525910.0,0.0,513.0,0.0,526959.0,0.0,516.0,0.0,559337.0,0.0,512.0,0.0,521339.0,0.0,512.0,0.0,548482.0,0.0,513.0,0.0,561379.0,0.0,513.0,0.0,592198.0,0.0,513.0,0.0,585367.0,0.0,512.0,0.0,577265.0,0.0,512.0,0.0,581923.0,0.0,532.0,0.0,703376.0,0.0,512.0,0.0,604022.0,0.0,512.0,0.0,470077.0,0.0,513.0,0.0,487856.0,0.0,513.0,0.0,488476.0,0.0,513.0,0.0,486986.0,0.0,512.0,0.0,493814.0,0.0,512.0,0.0,485971.0,0.0,532.0,0.0,594392.0,0.0,512.0,0.0,500251.0,0.0,512.0,0.0,570646.0,0.0,512.0,0.0,600669.0,0.0,512.0,0.0,581481.0,0.0,514.0,0.0,615807.0,0.0,512.0,0.0,565989.0,0.0,513.0,0.0,586637.0,0.0,515.0,0.0,615138.0,0.0,512.0,0.0,555043.0,64,0,0,1024.0,1024.0,420852.0,512.0,1024.0,1024.0,428228.0,512.0,1024.0,1024.0,437987.0,512.0,1024.0,1024.0,436450.0,512.0,1024.0,1024.0,426088.0,512.0,1024.0,1024.0,429788.0,512.0,1024.0,1024.0,445260.0,512.0,1024.0,1024.0,442218.0,512.0,1024.0,1024.0,421218.0,512.0,1024.0,1024.0,433687.0,512.0,1024.0,1024.0,430147.0,512.0,1024.0,1024.0,437348.0,512.0,1024.0,1024.0,427076.0,512.0,1024.0,1024.0,430355.0,512.0,1024.0,1024.0,437965.0,512.0,1024.0,1024.0,432619.0,512.0,1024.0,1024.0,771383.0,512.0,1024.0,1024.0,786231.0,512.0,1024.0,1024.0,761888.0,512.0,1024.0,1024.0,789368.0,512.0,1024.0,1024.0,765890.0,512.0,1024.0,1024.0,772659.0,512.0,1024.0,1024.0,788323.0,512.0,1024.0,1024.0,757924.0,512.0,1024.0,1024.0,706609.0,512.0,1024.0,1024.0,715157.0,512.0,1024.0,1024.0,725901.0,512.0,1024.0,1024.0,723568.0,512.0,1024.0,1024.0,716886.0,512.0,1024.0,1024.0,718738.0,512.0,1024.0,1024.0,711561.0,512.0,1024.0,1024.0,740649.0,512.0,1024.0,1024.0,599560.0,512.0,1024.0,1024.0,600969.0,512.0,1024.0,1024.0,550937.0,512.0,1024.0,1024.0,561202.0,512.0,1024.0,1024.0,555332.0,512.0,1024.0,1024.0,541121.0,512.0,1024.0,1024.0,551143.0,512.0,1024.0,1024.0,538450.0,512.0,1024.0,1024.0,441086.0,512.0,1024.0,1024.0,447815.0,512.0,1024.0,1024.0,459254.0,512.0,1024.0,1024.0,459317.0,512.0,1024.0,1024.0,472476.0,512.0,1024.0,1024.0,477620.0,512.0,1024.0,1024.0,524003.0,512.0,1024.0,1024.0,517756.0,512.0,1024.0,1024.0,463486.0,512.0,1024.0,1024.0,473035.0,512.0,1024.0,1024.0,480762.0,512.0,1024.0,1024.0,478488.0,512.0,1024.0,1024.0,475339.0,512.0,1024.0,1024.0,475085.0,512.0,1024.0,1024.0,488931.0,512.0,1024.0,1024.0,490232.0,512.0,1024.0,1024.0,443905.0,512.0,1024.0,1024.0,469261.0,512.0,1024.0,1024.0,456367.0,512.0,1024.0,1024.0,473216.0,512.0,1024.0,1024.0,456193.0,512.0,1024.0,1024.0,463844.0,512.0,1024.0,1024.0,473428.0,512.0,1024.0,1024.0,455630.0,512.0,1024.0,1024.0,620115.0,512.0,1024.0,1024.0,642299.0,512.0,1024.0,1024.0,639748.0,512.0,1024.0,1024.0,633779.0,512.0,1024.0,1024.0,667679.0,512.0,1024.0,1024.0,666250.0,512.0,1024.0,1024.0,725594.0,512.0,1024.0,1024.0,725713.0,512.0,1024.0,1024.0,708412.0,512.0,1024.0,1024.0,731265.0,512.0,1024.0,1024.0,710397.0,512.0,1024.0,1024.0,727375.0,512.0,1024.0,1024.0,704068.0,512.0,1024.0,1024.0,708865.0,512.0,1024.0,1024.0,727688.0,512.0,1024.0,1024.0,702644.0,512.0,1024.0,1024.0,703405.0,512.0,1024.0,1024.0,722504.0,512.0,1024.0,1024.0,704078.0,512.0,1024.0,1024.0,720660.0,512.0,1024.0,1024.0,694866.0,512.0,1024.0,1024.0,698342.0,512.0,1024.0,1024.0,717534.0,512.0,1024.0,1024.0,692841.0,512.0,1024.0,1024.0,603050.0,512.0,1024.0,1024.0,625881.0,512.0,1024.0,1024.0,623713.0,512.0,1024.0,1024.0,618227.0,512.0,1024.0,1024.0,654010.0,512.0,1024.0,1024.0,650313.0,512.0,1024.0,1024.0,706792.0,512.0,1024.0,1024.0,707998.0,512.0,1024.0,1024.0,819196.0,512.0,1024.0,1024.0,858919.0,512.0,1024.0,1024.0,830144.0,512.0,1024.0,1024.0,865746.0,512.0,1024.0,1024.0,813816.0,512.0,1024.0,1024.0,817662.0,512.0,1024.0,1024.0,827463.0,512.0,1024.0,1024.0,813119.0,512.0,1024.0,1024.0,639658.0,512.0,1024.0,1024.0,668125.0,512.0,1024.0,1024.0,668937.0,512.0,1024.0,1024.0,667680.0,512.0,1024.0,1024.0,730987.0,512.0,1024.0,1024.0,731924.0,512.0,1024.0,1024.0,765441.0,512.0,1024.0,1024.0,761074.0,512.0,1024.0,1024.0,642867.0,512.0,1024.0,1024.0,675348.0,512.0,1024.0,1024.0,676028.0,512.0,1024.0,1024.0,673351.0,512.0,1024.0,1024.0,737679.0,512.0,1024.0,1024.0,737716.0,512.0,1024.0,1024.0,764972.0,512.0,1024.0,1024.0,769042.0,512.0,1024.0,1024.0,831103.0,512.0,1024.0,1024.0,857038.0,512.0,1024.0,1024.0,834059.0,512.0,1024.0,1024.0,863209.0,512.0,1024.0,1024.0,817333.0,512.0,1024.0,1024.0,822430.0,512.0,1024.0,1024.0,828815.0,512.0,1024.0,1024.0,812543.0,512.0,64,0,32768.0,0.0,64,0,9978568.0,523935.0,4678431.0,16384.0,32566004.0,0.0,16384.0,16384.0,2494642.0,2494642.0,9978568.0,568443.0,2494642.0,0.0,2494642.0,804.0,0.0,841983.0,10516297.0,39914272.0,0.0,0.0,5945257.0,1158370.0,0.0,990.0,828818.0,1133527.0,64,0,6291456.0,65536.0,0.0,0.0,0.0,16384.0,0.0,0.0,0.0,0.0,16384.0,32768.0,65536.0,65606.0,0.0,0.0,0.0,0.0,0.0,0.0,64,0,32768.0,49152.0,0.0,327680.0,98304.0,0.0,0.0,0.0,137932.0,4096.0,16384.0,1586.0,2959931.0,2667296.0,0.0,0.0,0.0,0.0,0.0,196608.0,248.0,0.0,0.0,32768.0,0.0,32768.0,198.0,64,0,0.0,0.0,0.0,0.0,0.0,0.0,160.0,0.0,888122.0,64,0,0.0,49152.0,32768.0,65536.0,32768.0,0.0,0.0,0.0,38662.0,0.0,8828.0,2265045.0,77.0,0.0,0.0,0.0,65783.0,65536.0,131072.0,0.0,0.0,524288.0,304.0,0.0,64,0,0.0,0.0,160.0,0.0,65536.0,65536.0,0.0,0.0,64,0,114688.0,0.0,32768.0,32768.0,16384.0,16384.0,65536.0,49152.0,0.0,0.0,106207.0,0.0,188023.0,65536.0,0.0,65763.0,454.0,0.0,0.0,65536.0,131072.0,810969676837363,810969676849123 +2,60633,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",0,2769571.0,0.0,0.0,65536.0,60576.0,160.0,4800.0,32768.0,64,0,0,0.0,512.0,43005.0,0.0,0.0,512.0,43005.0,0.0,0.0,512.0,43005.0,0.0,0.0,512.0,43005.0,0.0,0.0,512.0,43005.0,0.0,0.0,512.0,43005.0,0.0,0.0,512.0,43005.0,0.0,0.0,512.0,43005.0,0.0,0.0,512.0,43005.0,0.0,0.0,512.0,43005.0,0.0,0.0,512.0,43005.0,0.0,0.0,512.0,43005.0,0.0,0.0,512.0,43005.0,0.0,0.0,512.0,43005.0,0.0,0.0,512.0,43005.0,0.0,0.0,512.0,43005.0,0.0,0.0,512.0,35886.0,0.0,0.0,512.0,35886.0,0.0,0.0,512.0,35886.0,0.0,0.0,512.0,35886.0,0.0,0.0,512.0,35886.0,0.0,0.0,512.0,35886.0,0.0,0.0,512.0,35886.0,0.0,0.0,512.0,35886.0,0.0,0.0,512.0,35886.0,0.0,0.0,512.0,35886.0,0.0,0.0,512.0,35886.0,0.0,0.0,512.0,35886.0,0.0,0.0,512.0,35886.0,0.0,0.0,512.0,35886.0,0.0,0.0,512.0,35886.0,0.0,0.0,512.0,35886.0,0.0,0.0,512.0,54210.0,0.0,0.0,512.0,54210.0,0.0,0.0,512.0,54210.0,0.0,0.0,512.0,54210.0,0.0,0.0,512.0,54210.0,0.0,0.0,512.0,54210.0,0.0,0.0,512.0,54210.0,0.0,0.0,512.0,54210.0,0.0,0.0,512.0,54210.0,0.0,0.0,512.0,54210.0,0.0,0.0,512.0,54210.0,0.0,0.0,512.0,54210.0,0.0,0.0,512.0,54210.0,0.0,0.0,512.0,54210.0,0.0,0.0,512.0,54210.0,0.0,0.0,512.0,54210.0,0.0,0.0,512.0,64399.0,0.0,0.0,512.0,64399.0,0.0,0.0,512.0,64399.0,0.0,0.0,512.0,64399.0,0.0,0.0,512.0,64399.0,0.0,0.0,512.0,64399.0,0.0,0.0,512.0,64399.0,0.0,0.0,512.0,64399.0,0.0,0.0,512.0,64399.0,0.0,0.0,512.0,64399.0,0.0,0.0,512.0,64399.0,0.0,0.0,512.0,64399.0,0.0,0.0,512.0,64399.0,0.0,0.0,512.0,64399.0,0.0,0.0,512.0,64399.0,0.0,0.0,512.0,64399.0,0.0,0.0,512.0,79229.0,0.0,0.0,512.0,79229.0,0.0,0.0,512.0,79229.0,0.0,0.0,512.0,79229.0,0.0,0.0,512.0,79229.0,0.0,0.0,512.0,79229.0,0.0,0.0,512.0,79229.0,0.0,0.0,512.0,79229.0,0.0,0.0,512.0,79229.0,0.0,0.0,512.0,79229.0,0.0,0.0,512.0,79229.0,0.0,0.0,512.0,79229.0,0.0,0.0,512.0,79229.0,0.0,0.0,512.0,79229.0,0.0,0.0,512.0,79229.0,0.0,0.0,512.0,79229.0,0.0,0.0,512.0,89913.0,0.0,0.0,512.0,89913.0,0.0,0.0,512.0,89913.0,0.0,0.0,512.0,89913.0,0.0,0.0,512.0,89913.0,0.0,0.0,512.0,89913.0,0.0,0.0,512.0,89913.0,0.0,0.0,512.0,89913.0,0.0,0.0,512.0,89913.0,0.0,0.0,512.0,89913.0,0.0,0.0,512.0,89913.0,0.0,0.0,512.0,89913.0,0.0,0.0,512.0,89913.0,0.0,0.0,512.0,89913.0,0.0,0.0,512.0,89913.0,0.0,0.0,512.0,89913.0,0.0,0.0,512.0,91702.0,0.0,0.0,512.0,91702.0,0.0,0.0,512.0,91702.0,0.0,0.0,512.0,91702.0,0.0,0.0,512.0,91702.0,0.0,0.0,512.0,91702.0,0.0,0.0,512.0,91702.0,0.0,0.0,512.0,91702.0,0.0,0.0,512.0,91702.0,0.0,0.0,512.0,91702.0,0.0,0.0,512.0,91702.0,0.0,0.0,512.0,91702.0,0.0,0.0,512.0,91702.0,0.0,0.0,512.0,91702.0,0.0,0.0,512.0,91702.0,0.0,0.0,512.0,91702.0,0.0,0.0,512.0,98763.0,0.0,0.0,512.0,98763.0,0.0,0.0,512.0,98763.0,0.0,0.0,512.0,98763.0,0.0,0.0,512.0,98763.0,0.0,0.0,512.0,98763.0,0.0,0.0,512.0,98763.0,0.0,0.0,512.0,98763.0,0.0,0.0,512.0,98763.0,0.0,0.0,512.0,98763.0,0.0,0.0,512.0,98763.0,0.0,0.0,512.0,98763.0,0.0,0.0,512.0,98763.0,0.0,0.0,512.0,98763.0,0.0,0.0,512.0,98763.0,0.0,0.0,512.0,98763.0,0.0,64,0,0.0,0.0,1048576.0,0.0,0.0,0.0,0.0,0.0,0.0,32768.0,0.0,16384.0,0.0,0.0,24.0,0.0,0.0,0.0,0.0,0.0,64,0,131072.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,16384.0,0.0,0.0,41118152.0,51993106.0,123499.0,0.0,0.0,65536.0,131072.0,64,0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,45832.0,27319.0,2007684.0,9755.0,0.0,291971.0,0.0,0.0,65536.0,131323.0,196859.0,0.0,2097152.0,1048576.0,1048576.0,2097152.0,0.0,16384.0,64,0,0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1025.0,513.0,1537.0,1536.0,1026.0,514.0,1538.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1051.0,539.0,1563.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1025.0,513.0,1537.0,1536.0,1026.0,514.0,1538.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1048.0,536.0,1560.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1025.0,513.0,1537.0,1536.0,1026.0,514.0,1538.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1049.0,537.0,1561.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1025.0,513.0,1537.0,1536.0,1026.0,514.0,1538.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1048.0,536.0,1560.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1025.0,513.0,1537.0,1536.0,1026.0,514.0,1538.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1048.0,536.0,1560.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1025.0,513.0,1537.0,1536.0,1026.0,514.0,1538.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1047.0,535.0,1559.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1025.0,513.0,1537.0,1536.0,1026.0,514.0,1538.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1048.0,536.0,1560.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1025.0,513.0,1537.0,1536.0,1026.0,514.0,1538.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1048.0,536.0,1560.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1025.0,513.0,1537.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,1024.0,512.0,1536.0,1536.0,64,0,16384.0,16384.0,23442249.0,6082688.0,278528.0,0.0,0.0,98304.0,1108690.0,0.0,0.0,1960818.0,65329.0,32768.0,131072.0,131072.0,131072.0,0.0,0.0,524288.0,447438.0,2268.0,64,0,0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,0.0,0.0,1024.0,64,0,0,0.0,512.0,0.0,475271.0,0.0,513.0,0.0,500403.0,0.0,513.0,0.0,512002.0,0.0,512.0,0.0,508577.0,0.0,512.0,0.0,554614.0,0.0,512.0,0.0,502278.0,0.0,532.0,0.0,816475.0,0.0,512.0,0.0,576313.0,0.0,512.0,0.0,504715.0,0.0,512.0,0.0,543127.0,0.0,512.0,0.0,574075.0,0.0,514.0,0.0,545599.0,0.0,513.0,0.0,556066.0,0.0,512.0,0.0,562267.0,0.0,515.0,0.0,549670.0,0.0,512.0,0.0,571981.0,0.0,512.0,0.0,355245.0,0.0,512.0,0.0,370812.0,0.0,512.0,0.0,367804.0,0.0,514.0,0.0,368061.0,0.0,513.0,0.0,367891.0,0.0,512.0,0.0,376062.0,0.0,515.0,0.0,386693.0,0.0,512.0,0.0,375834.0,0.0,512.0,0.0,369941.0,0.0,513.0,0.0,383024.0,0.0,513.0,0.0,392897.0,0.0,512.0,0.0,390115.0,0.0,512.0,0.0,396682.0,0.0,512.0,0.0,395905.0,0.0,532.0,0.0,473046.0,0.0,512.0,0.0,415758.0,0.0,512.0,0.0,351457.0,0.0,513.0,0.0,369747.0,0.0,513.0,0.0,365176.0,0.0,512.0,0.0,371321.0,0.0,512.0,0.0,371662.0,0.0,512.0,0.0,372262.0,0.0,532.0,0.0,549791.0,0.0,512.0,0.0,375911.0,0.0,512.0,0.0,403318.0,0.0,512.0,0.0,415292.0,0.0,512.0,0.0,425680.0,0.0,514.0,0.0,426302.0,0.0,513.0,0.0,414632.0,0.0,512.0,0.0,414245.0,0.0,515.0,0.0,434639.0,0.0,512.0,0.0,427303.0,0.0,512.0,0.0,443195.0,0.0,512.0,0.0,450860.0,0.0,512.0,0.0,457225.0,0.0,514.0,0.0,457410.0,0.0,513.0,0.0,461462.0,0.0,512.0,0.0,457813.0,0.0,515.0,0.0,473907.0,0.0,512.0,0.0,462323.0,0.0,512.0,0.0,379410.0,0.0,513.0,0.0,401710.0,0.0,513.0,0.0,388363.0,0.0,512.0,0.0,401379.0,0.0,512.0,0.0,410094.0,0.0,512.0,0.0,412935.0,0.0,532.0,0.0,595688.0,0.0,512.0,0.0,410107.0,0.0,512.0,0.0,542378.0,0.0,512.0,0.0,563651.0,0.0,512.0,0.0,565917.0,0.0,514.0,0.0,558932.0,0.0,513.0,0.0,537703.0,0.0,512.0,0.0,534540.0,0.0,514.0,0.0,545590.0,0.0,512.0,0.0,542268.0,0.0,512.0,0.0,482439.0,0.0,513.0,0.0,530937.0,0.0,513.0,0.0,505589.0,0.0,512.0,0.0,529740.0,0.0,512.0,0.0,508662.0,0.0,512.0,0.0,527013.0,0.0,532.0,0.0,813138.0,0.0,512.0,0.0,521795.0,0.0,512.0,0.0,565391.0,0.0,513.0,0.0,630782.0,0.0,513.0,0.0,574603.0,0.0,512.0,0.0,610717.0,0.0,512.0,0.0,599852.0,0.0,512.0,0.0,616457.0,0.0,532.0,0.0,911105.0,0.0,512.0,0.0,584059.0,0.0,512.0,0.0,665255.0,0.0,512.0,0.0,729050.0,0.0,512.0,0.0,713053.0,0.0,514.0,0.0,707682.0,0.0,513.0,0.0,706827.0,0.0,512.0,0.0,691479.0,0.0,514.0,0.0,674761.0,0.0,512.0,0.0,703898.0,0.0,512.0,0.0,425386.0,0.0,512.0,0.0,439599.0,0.0,512.0,0.0,437793.0,0.0,514.0,0.0,450552.0,0.0,513.0,0.0,459696.0,0.0,512.0,0.0,465625.0,0.0,514.0,0.0,473356.0,0.0,512.0,0.0,460048.0,0.0,512.0,0.0,438017.0,0.0,513.0,0.0,465258.0,0.0,513.0,0.0,476586.0,0.0,512.0,0.0,480100.0,0.0,512.0,0.0,496260.0,0.0,512.0,0.0,489799.0,0.0,532.0,0.0,636211.0,0.0,512.0,0.0,515147.0,0.0,512.0,0.0,421492.0,0.0,513.0,0.0,451753.0,0.0,513.0,0.0,452467.0,0.0,512.0,0.0,460106.0,0.0,512.0,0.0,485597.0,0.0,512.0,0.0,476920.0,0.0,532.0,0.0,618418.0,0.0,512.0,0.0,504744.0,0.0,512.0,0.0,390460.0,0.0,512.0,0.0,411696.0,0.0,512.0,0.0,400218.0,0.0,514.0,0.0,413121.0,0.0,513.0,0.0,410155.0,0.0,512.0,0.0,421467.0,0.0,515.0,0.0,425484.0,0.0,512.0,0.0,415566.0,64,0,0,1024.0,1024.0,421380.0,512.0,1024.0,1024.0,428167.0,512.0,1024.0,1024.0,438498.0,512.0,1024.0,1024.0,436544.0,512.0,1024.0,1024.0,426414.0,512.0,1024.0,1024.0,430218.0,512.0,1024.0,1024.0,445175.0,512.0,1024.0,1024.0,442197.0,512.0,1024.0,1024.0,421469.0,512.0,1024.0,1024.0,433231.0,512.0,1024.0,1024.0,430876.0,512.0,1024.0,1024.0,437772.0,512.0,1024.0,1024.0,427020.0,512.0,1024.0,1024.0,430148.0,512.0,1024.0,1024.0,438227.0,512.0,1024.0,1024.0,432661.0,512.0,1024.0,1024.0,754464.0,512.0,1024.0,1024.0,800636.0,512.0,1024.0,1024.0,756638.0,512.0,1024.0,1024.0,793267.0,512.0,1024.0,1024.0,772249.0,512.0,1024.0,1024.0,782428.0,512.0,1024.0,1024.0,803648.0,512.0,1024.0,1024.0,747925.0,512.0,1024.0,1024.0,748739.0,512.0,1024.0,1024.0,773453.0,512.0,1024.0,1024.0,759806.0,512.0,1024.0,1024.0,749510.0,512.0,1024.0,1024.0,758520.0,512.0,1024.0,1024.0,763473.0,512.0,1024.0,1024.0,754996.0,512.0,1024.0,1024.0,767252.0,512.0,1024.0,1024.0,845366.0,512.0,1024.0,1024.0,865352.0,512.0,1024.0,1024.0,832088.0,512.0,1024.0,1024.0,847386.0,512.0,1024.0,1024.0,830207.0,512.0,1024.0,1024.0,833438.0,512.0,1024.0,1024.0,843174.0,512.0,1024.0,1024.0,805313.0,512.0,1024.0,1024.0,678333.0,512.0,1024.0,1024.0,704674.0,512.0,1024.0,1024.0,702087.0,512.0,1024.0,1024.0,696677.0,512.0,1024.0,1024.0,746909.0,512.0,1024.0,1024.0,745628.0,512.0,1024.0,1024.0,795181.0,512.0,1024.0,1024.0,794980.0,512.0,1024.0,1024.0,683608.0,512.0,1024.0,1024.0,708014.0,512.0,1024.0,1024.0,705486.0,512.0,1024.0,1024.0,700002.0,512.0,1024.0,1024.0,748836.0,512.0,1024.0,1024.0,751100.0,512.0,1024.0,1024.0,798970.0,512.0,1024.0,1024.0,800094.0,512.0,1024.0,1024.0,847112.0,512.0,1024.0,1024.0,866969.0,512.0,1024.0,1024.0,833233.0,512.0,1024.0,1024.0,847706.0,512.0,1024.0,1024.0,833083.0,512.0,1024.0,1024.0,839284.0,512.0,1024.0,1024.0,840332.0,512.0,1024.0,1024.0,808866.0,512.0,1024.0,1024.0,637769.0,512.0,1024.0,1024.0,658137.0,512.0,1024.0,1024.0,661211.0,512.0,1024.0,1024.0,651377.0,512.0,1024.0,1024.0,691474.0,512.0,1024.0,1024.0,692679.0,512.0,1024.0,1024.0,739950.0,512.0,1024.0,1024.0,739880.0,512.0,1024.0,1024.0,724613.0,512.0,1024.0,1024.0,752630.0,512.0,1024.0,1024.0,733092.0,512.0,1024.0,1024.0,753975.0,512.0,1024.0,1024.0,729783.0,512.0,1024.0,1024.0,729091.0,512.0,1024.0,1024.0,741497.0,512.0,1024.0,1024.0,716973.0,512.0,1024.0,1024.0,730826.0,512.0,1024.0,1024.0,761377.0,512.0,1024.0,1024.0,738464.0,512.0,1024.0,1024.0,758990.0,512.0,1024.0,1024.0,729519.0,512.0,1024.0,1024.0,732262.0,512.0,1024.0,1024.0,743060.0,512.0,1024.0,1024.0,718714.0,512.0,1024.0,1024.0,635923.0,512.0,1024.0,1024.0,657065.0,512.0,1024.0,1024.0,660681.0,512.0,1024.0,1024.0,650667.0,512.0,1024.0,1024.0,692440.0,512.0,1024.0,1024.0,693576.0,512.0,1024.0,1024.0,740533.0,512.0,1024.0,1024.0,739488.0,512.0,1024.0,1024.0,629160.0,512.0,1024.0,1024.0,705030.0,512.0,1024.0,1024.0,642721.0,512.0,1024.0,1024.0,701413.0,512.0,1024.0,1024.0,640344.0,512.0,1024.0,1024.0,661442.0,512.0,1024.0,1024.0,725686.0,512.0,1024.0,1024.0,695295.0,512.0,1024.0,1024.0,517249.0,512.0,1024.0,1024.0,536954.0,512.0,1024.0,1024.0,544498.0,512.0,1024.0,1024.0,539796.0,512.0,1024.0,1024.0,558187.0,512.0,1024.0,1024.0,563385.0,512.0,1024.0,1024.0,633923.0,512.0,1024.0,1024.0,629755.0,512.0,1024.0,1024.0,556468.0,512.0,1024.0,1024.0,582985.0,512.0,1024.0,1024.0,580542.0,512.0,1024.0,1024.0,577074.0,512.0,1024.0,1024.0,604397.0,512.0,1024.0,1024.0,604019.0,512.0,1024.0,1024.0,649236.0,512.0,1024.0,1024.0,647065.0,512.0,1024.0,1024.0,736156.0,512.0,1024.0,1024.0,799687.0,512.0,1024.0,1024.0,749748.0,512.0,1024.0,1024.0,756086.0,512.0,1024.0,1024.0,693837.0,512.0,1024.0,1024.0,704912.0,512.0,1024.0,1024.0,711736.0,512.0,1024.0,1024.0,703208.0,512.0,64,0,32768.0,0.0,64,0,10144248.0,503367.0,4454726.0,16384.0,30762048.0,0.0,16384.0,16384.0,2536062.0,2536062.0,10144248.0,548618.0,2536062.0,0.0,2536062.0,0.0,0.0,841784.0,10346732.0,40576992.0,0.0,0.0,5751865.0,1109512.0,0.0,916.0,781122.0,1085402.0,64,0,6291456.0,65536.0,0.0,0.0,0.0,16384.0,0.0,0.0,0.0,0.0,16384.0,32768.0,65536.0,65605.0,0.0,0.0,0.0,0.0,0.0,0.0,64,0,32768.0,49152.0,0.0,327680.0,98304.0,0.0,0.0,0.0,281354.0,4096.0,16384.0,1586.0,2663416.0,2238171.0,0.0,0.0,0.0,0.0,0.0,196608.0,246.0,0.0,0.0,32768.0,0.0,32768.0,198.0,64,0,0.0,0.0,0.0,0.0,0.0,0.0,160.0,0.0,857087.0,64,0,0.0,49152.0,32768.0,65536.0,32768.0,0.0,0.0,0.0,34855.0,0.0,9670.0,2297639.0,0.0,0.0,0.0,0.0,65780.0,65536.0,131072.0,0.0,0.0,524288.0,304.0,0.0,64,0,0.0,0.0,160.0,0.0,65536.0,65536.0,0.0,0.0,64,0,114688.0,0.0,32768.0,32768.0,16384.0,16384.0,65536.0,49152.0,0.0,0.0,105346.0,0.0,183860.0,65536.0,0.0,65758.0,444.0,0.0,0.0,65536.0,131072.0,810969676868522,810969676880402 diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/sysinfo.csv b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/sysinfo.csv new file mode 100644 index 0000000000..5ec0030fd7 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/sysinfo.csv @@ -0,0 +1,2 @@ +workload_name,command,ip_blocks,timestamp,version,hostname,cpu_model,sbios,linux_distro,linux_kernel_version,amd_gpu_kernel_version,cpu_memory,gpu_memory,rocm_version,vbios,compute_partition,memory_partition,gpu_model,gpu_arch,gpu_l1,gpu_l2,cu_per_gpu,simd_per_cu,se_per_gpu,wave_size,workgroup_max_size,max_waves_per_cu,max_sclk,max_mclk,cur_sclk,cur_mclk,total_l2_chan,lds_banks_per_cu,sqc_per_gpu,pipes_per_gpu,hbm_bw,num_xcd +vcopy,./tests/vcopy -n 1048576 -b 256 -i 3,SQ|LDS|SQC|TA|TD|TCP|TCC|SPI|CPC|CPF,Thu 30 May 2024 02:19:39 PM (CDT),2,splinter-126-wr-c6,AMD Ryzen 9 7950X 16-Core Processor,"American Megatrends International, LLC.VS2683299N.FD",Ubuntu 22.04.4 LTS,5.18.2-mi300-build-140423-ubuntu-22.04+,,114656528,,6.2.0-13611,113-MI3SRIOV-001,SPX,NPS1,MI300X_A1,gfx942,32,4096,304,4,32,64,1024,32,2100,1300,2100,1300,128,32,160,4,5324.8,8 diff --git a/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/timestamps.csv b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/timestamps.csv new file mode 100644 index 0000000000..490d4c8144 --- /dev/null +++ b/projects/rocprofiler-compute/tests/workloads/vcopy/MI300X_A1/timestamps.csv @@ -0,0 +1,4 @@ +Dispatch_ID,GPU_ID,Queue_ID,PID,TID,Grid_Size,Workgroup_Size,LDS_Per_Workgroup,Scratch_Per_Workitem,Arch_VGPR,Accum_VGPR,SGPR,Wave_Size,Kernel_Name,Start_Timestamp,End_Timestamp,Correlation_ID +1,60633,1,1103031,1103031,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",810969676802805,810969676816525,0 +2,60633,1,1103031,1103031,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",810969676837363,810969676849123,0 +3,60633,1,1103031,1103031,1048576,256,0,0,4,4,16,64,"vecCopy(double*, double*, double*, int, int) (.kd)",810969676868522,810969676880402,0