AI/rocm-systems
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Add HSA_CU_MASK

Browse Source 
New environment variable HSA_CU_MASK allows users to
specify a cu mask to every queue allocated from any
GPU.  hsa_amd_queue_cu_set_mask is restricted from
escaping this mask.

A new API hsa_amd_queue_cu_get_mask is added to query
the current cu mask.

Change-Id: I846c03a5faaca9b95067c31db84b59cc9fce2f03


[ROCm/ROCR-Runtime commit: 4455250be1]
This commit is contained in:
Sean Keely
2021-06-29 18:03:05 -05:00
parent c7606d1dfc
commit 4c6ea88cf5
19 changed files with 430 additions and 30 deletions
Download Patch File Download Diff File Expand all files Collapse all files
projects/rocr-runtime/runtime/hsa-runtime/inc/hsa_api_trace.h
+1
View File
@@ -186,6 +186,7 @@ struct AmdExtTable {
decltype(hsa_amd_svm_attributes_set)* hsa_amd_svm_attributes_set_fn;
decltype(hsa_amd_svm_attributes_get)* hsa_amd_svm_attributes_get_fn;
decltype(hsa_amd_svm_prefetch_async)* hsa_amd_svm_prefetch_async_fn;
decltype(hsa_amd_queue_cu_get_mask)* hsa_amd_queue_cu_get_mask_fn;
};
// Table to export HSA Core Runtime Apis
projects/rocr-runtime/runtime/hsa-runtime/inc/hsa_ext_amd.h
+49 -10
View File
@@ -191,6 +191,13 @@ enum {
* HSA_AMD_GPU_MEMORY_FAULT_EVENT for more information on illegal accesses.
*/
HSA_STATUS_ERROR_MEMORY_FAULT = 43,
/**
* The CU mask was successfully set but the mask attempted to enable a CU
* which was disabled for the process. CUs disabled for the process remain
* disabled.
*/
HSA_STATUS_CU_MASK_REDUCED = 44,
};
/**
@@ -780,31 +787,63 @@ hsa_status_t HSA_API hsa_amd_image_get_info_max_dim(hsa_agent_t agent,
void* value);
/**
* @brief Set a CU affinity to specific queues within the process, this function
* call is "atomic".
* @brief Set a queue's CU affinity mask.
*
* @details Enables the queue to run on only selected CUs. The given mask is
* combined by bitwise AND with any device wide mask in HSA_CU_MASK before
* being applied.
*
* @param[in] queue A pointer to HSA queue.
*
* @param[in] num_cu_mask_count Size of CUMask bit array passed in.
* @param[in] num_cu_mask_count Size of CUMask bit array passed in, in bits.
*
* @param[in] cu_mask Bit-vector representing the CU mask.
*
* @retval ::HSA_STATUS_SUCCESS The function has been executed successfully.
*
* @retval ::HSA_STATUS_CU_MASK_REDUCED The function was successfully executed
* but the given mask attempted to enable a CU which was disabled by
* HSA_CU_MASK. CUs disabled by HSA_CU_MASK remain disabled.
*
* @retval ::HSA_STATUS_ERROR_NOT_INITIALIZED The HSA runtime has not been
* initialized.
*
* @retval ::HSA_STATUS_ERROR_INVALID_QUEUE @p queue is NULL or invalid.
*
* @retval ::HSA_STATUS_ERROR_INVALID_ARGUMENT @p num_cu_mask_count is 0, not
* a multiple of 32 or @p cu_mask is NULL.
*
*/
hsa_status_t HSA_API hsa_amd_queue_cu_set_mask(const hsa_queue_t* queue,
uint32_t num_cu_mask_count,
const uint32_t* cu_mask);
/**
* @brief Retrieve a queue's CU affinity mask.
*
* @details Returns the first num_cu_mask_count bits of a queue's CU mask.
* Ensure that num_cu_mask_count is at least as large as
* HSA_AMD_AGENT_INFO_COMPUTE_UNIT_COUNT to retrieve the entire mask.
*
* @param[in] queue A pointer to HSA queue.
*
* @param[in] num_cu_mask_count Size of CUMask bit array passed in, in bits.
*
* @param[out] cu_mask Bit-vector representing the CU mask.
*
* @retval ::HSA_STATUS_SUCCESS The function has been executed successfully.
*
* @retval ::HSA_STATUS_ERROR_NOT_INITIALIZED The HSA runtime has not been
* initialized.
*
* @retval ::HSA_STATUS_ERROR_INVALID_QUEUE @p queue is NULL or invalid.
*
* @retval ::HSA_STATUS_ERROR_INVALID_ARGUMENT @p num_cu_mask_count is not
* multiple of 32 or @p cu_mask is NULL.
*
* @retval ::HSA_STATUS_ERROR failed to call thunk api
* @retval ::HSA_STATUS_ERROR_INVALID_ARGUMENT @p num_cu_mask_count is 0, not
* a multiple of 32 or @p cu_mask is NULL.
*
*/
hsa_status_t HSA_API hsa_amd_queue_cu_set_mask(const hsa_queue_t* queue,
uint32_t num_cu_mask_count,
const uint32_t* cu_mask);
hsa_status_t HSA_API hsa_amd_queue_cu_get_mask(const hsa_queue_t* queue, uint32_t num_cu_mask_count,
uint32_t* cu_mask);
/**
* @brief Memory segments associated with a memory pool.