Aligned cache property enum with Host

Signed-off-by: Maisam Arif <maisarif@amd.com>
Change-Id: Ie64a33f55c9a9a7cc8c806419509897351f37c70
Этот коммит содержится в:
Maisam Arif
2024-02-20 04:56:52 -06:00
родитель 482930eee3
Коммит 703fdb0ed2
6 изменённых файлов: 59 добавлений и 56 удалений
+7 -7
Просмотреть файл
@@ -541,17 +541,17 @@ typedef struct {
* @brief cache properties
*/
typedef enum {
AMDSMI_CACHE_PROPERTIES_ENABLED = 0x00000001,
AMDSMI_CACHE_PROPERTIES_DATA_CACHE = 0x00000002,
AMDSMI_CACHE_PROPERTIES_INST_CACHE = 0x00000004,
AMDSMI_CACHE_PROPERTIES_CPU_CACHE = 0x00000008,
AMDSMI_CACHE_PROPERTIES_SIMD_CACHE = 0x00000010,
} amdsmi_cache_properties_type_t;
AMDSMI_CACHE_PROPERTY_ENABLED = 0x00000001,
AMDSMI_CACHE_PROPERTY_DATA_CACHE = 0x00000002,
AMDSMI_CACHE_PROPERTY_INST_CACHE = 0x00000004,
AMDSMI_CACHE_PROPERTY_CPU_CACHE = 0x00000008,
AMDSMI_CACHE_PROPERTY_SIMD_CACHE = 0x00000010,
} amdsmi_cache_property_type_t;
typedef struct {
uint32_t num_cache_types;
struct cache_ {
uint32_t cache_properties; // amdsmi_cache_properties_type_t which is a bitmask
uint32_t cache_properties; // amdsmi_cache_property_type_t which is a bitmask
uint32_t cache_size; /* In KB */
uint32_t cache_level;
uint32_t max_num_cu_shared; /* Indicates how many Compute Units share this cache instance */