Responding to Karls review
Signed-off-by: colramos-amd <colramos@amd.com>
This commit is contained in:
@@ -27,6 +27,18 @@ import config
|
||||
from omniperf_soc.soc_base import OmniSoC_Base
|
||||
from utils.utils import demarcate, error
|
||||
|
||||
SOC_PARAM = {
|
||||
"numSE": 4,
|
||||
"numCU": 60,
|
||||
"numSIMD": 240,
|
||||
"numWavesPerCU": 40,
|
||||
"numSQC": 15,
|
||||
"L2Banks": 16,
|
||||
"LDSBanks": 32,
|
||||
"Freq": 1725,
|
||||
"mclk": 1000
|
||||
}
|
||||
|
||||
class gfx906_soc (OmniSoC_Base):
|
||||
def __init__(self,args):
|
||||
super().__init__(args)
|
||||
@@ -49,19 +61,7 @@ class gfx906_soc (OmniSoC_Base):
|
||||
"TCC_channels": 16,
|
||||
}
|
||||
)
|
||||
self.set_soc_param(
|
||||
{
|
||||
"numSE": 4,
|
||||
"numCU": 60,
|
||||
"numSIMD": 240,
|
||||
"numWavesPerCU": 40,
|
||||
"numSQC": 15,
|
||||
"L2Banks": 16,
|
||||
"LDSBanks": 32,
|
||||
"Freq": 1725,
|
||||
"mclk": 1000
|
||||
}
|
||||
)
|
||||
self.set_soc_param(SOC_PARAM)
|
||||
|
||||
#-----------------------
|
||||
# Required child methods
|
||||
|
||||
@@ -27,6 +27,18 @@ import config
|
||||
from omniperf_soc.soc_base import OmniSoC_Base
|
||||
from utils.utils import demarcate, error
|
||||
|
||||
SOC_PARAM = {
|
||||
"numSE": 8,
|
||||
"numCU": 120,
|
||||
"numSIMD": 480,
|
||||
"numWavesPerCU": 40,
|
||||
"numSQC": 30,
|
||||
"L2Banks": 32,
|
||||
"LDSBanks": 32,
|
||||
"Freq": 1502,
|
||||
"mclk": 1200
|
||||
}
|
||||
|
||||
class gfx908_soc (OmniSoC_Base):
|
||||
def __init__(self,args):
|
||||
super().__init__(args)
|
||||
@@ -49,19 +61,7 @@ class gfx908_soc (OmniSoC_Base):
|
||||
"TCC_channels": 32,
|
||||
}
|
||||
)
|
||||
self.set_soc_param(
|
||||
{
|
||||
"numSE": 8,
|
||||
"numCU": 120,
|
||||
"numSIMD": 480,
|
||||
"numWavesPerCU": 40,
|
||||
"numSQC": 30,
|
||||
"L2Banks": 32,
|
||||
"LDSBanks": 32,
|
||||
"Freq": 1502,
|
||||
"mclk": 1200
|
||||
}
|
||||
)
|
||||
self.set_soc_param(SOC_PARAM)
|
||||
|
||||
@demarcate
|
||||
def get_profiler_options(self):
|
||||
|
||||
@@ -29,6 +29,18 @@ from utils.utils import demarcate, mibench
|
||||
from roofline import Roofline
|
||||
import logging
|
||||
|
||||
SOC_PARAM = {
|
||||
"numSE": 8,
|
||||
"numCU": 110,
|
||||
"numSIMD": 440,
|
||||
"numWavesPerCU": 32,
|
||||
"numSQC": 56,
|
||||
"L2Banks": 32,
|
||||
"LDSBanks": 32,
|
||||
"Freq": 1700,
|
||||
"mclk": 1600
|
||||
}
|
||||
|
||||
class gfx90a_soc (OmniSoC_Base):
|
||||
def __init__(self,args):
|
||||
super().__init__(args)
|
||||
@@ -54,19 +66,7 @@ class gfx90a_soc (OmniSoC_Base):
|
||||
"TCC_channels": 32
|
||||
}
|
||||
)
|
||||
self.set_soc_param(
|
||||
{
|
||||
"numSE": 8,
|
||||
"numCU": 110,
|
||||
"numSIMD": 440,
|
||||
"numWavesPerCU": 32,
|
||||
"numSQC": 56,
|
||||
"L2Banks": 32,
|
||||
"LDSBanks": 32,
|
||||
"Freq": 1700,
|
||||
"mclk": 1600
|
||||
}
|
||||
)
|
||||
self.set_soc_param(SOC_PARAM)
|
||||
self.roofline_obj = Roofline(args)
|
||||
|
||||
#-----------------------
|
||||
|
||||
@@ -29,6 +29,18 @@ from utils.utils import demarcate, mibench
|
||||
from roofline import Roofline
|
||||
import logging
|
||||
|
||||
SOC_PARAM = {
|
||||
"numSE": 8,
|
||||
"numCU": 38,
|
||||
"numSIMD": 4,
|
||||
"numWavesPerCU": 32,
|
||||
"numSQC": 56,
|
||||
"L2Banks": 16,
|
||||
"LDSBanks": 32,
|
||||
"Freq": 1950,
|
||||
"mclk": 1300
|
||||
}
|
||||
|
||||
class gfx940_soc (OmniSoC_Base):
|
||||
def __init__(self,args):
|
||||
super().__init__(args)
|
||||
@@ -55,19 +67,7 @@ class gfx940_soc (OmniSoC_Base):
|
||||
"TCC_channels": 32
|
||||
}
|
||||
)
|
||||
self.set_soc_param(
|
||||
{
|
||||
"numSE": 8,
|
||||
"numCU": 38,
|
||||
"numSIMD": 4,
|
||||
"numWavesPerCU": 32,
|
||||
"numSQC": 56,
|
||||
"L2Banks": 16,
|
||||
"LDSBanks": 32,
|
||||
"Freq": 1950,
|
||||
"mclk": 1300
|
||||
}
|
||||
)
|
||||
self.set_soc_param(SOC_PARAM)
|
||||
self.roofline_obj = Roofline(args)
|
||||
|
||||
#-----------------------
|
||||
|
||||
@@ -29,6 +29,18 @@ from utils.utils import demarcate, mibench
|
||||
from roofline import Roofline
|
||||
import logging
|
||||
|
||||
SOC_PARAM = {
|
||||
"numSE": 8,
|
||||
"numCU": 38,
|
||||
"numSIMD": 4,
|
||||
"numWavesPerCU": 32,
|
||||
"numSQC": 56,
|
||||
"L2Banks": 16,
|
||||
"LDSBanks": 32,
|
||||
"Freq": 1950,
|
||||
"mclk": 1300
|
||||
}
|
||||
|
||||
class gfx941_soc (OmniSoC_Base):
|
||||
def __init__(self,args):
|
||||
super().__init__(args)
|
||||
@@ -55,19 +67,7 @@ class gfx941_soc (OmniSoC_Base):
|
||||
"TCC_channels": 32
|
||||
}
|
||||
)
|
||||
self.set_soc_param(
|
||||
{
|
||||
"numSE": 8,
|
||||
"numCU": 38,
|
||||
"numSIMD": 4,
|
||||
"numWavesPerCU": 32,
|
||||
"numSQC": 56,
|
||||
"L2Banks": 16,
|
||||
"LDSBanks": 32,
|
||||
"Freq": 1950,
|
||||
"mclk": 1300
|
||||
}
|
||||
)
|
||||
self.set_soc_param(SOC_PARAM)
|
||||
self.roofline_obj = Roofline(args)
|
||||
|
||||
#-----------------------
|
||||
|
||||
@@ -29,6 +29,18 @@ from utils.utils import demarcate, mibench
|
||||
from roofline import Roofline
|
||||
import logging
|
||||
|
||||
SOC_PARAM = {
|
||||
"numSE": 8,
|
||||
"numCU": 38,
|
||||
"numSIMD": 4,
|
||||
"numWavesPerCU": 32,
|
||||
"numSQC": 56,
|
||||
"L2Banks": 16,
|
||||
"LDSBanks": 32,
|
||||
"Freq": 1950,
|
||||
"mclk": 1300
|
||||
}
|
||||
|
||||
class gfx942_soc (OmniSoC_Base):
|
||||
def __init__(self,args):
|
||||
super().__init__(args)
|
||||
@@ -55,19 +67,7 @@ class gfx942_soc (OmniSoC_Base):
|
||||
"TCC_channels": 32
|
||||
}
|
||||
)
|
||||
self.set_soc_param(
|
||||
{
|
||||
"numSE": 8,
|
||||
"numCU": 38,
|
||||
"numSIMD": 4,
|
||||
"numWavesPerCU": 32,
|
||||
"numSQC": 56,
|
||||
"L2Banks": 16,
|
||||
"LDSBanks": 32,
|
||||
"Freq": 1950,
|
||||
"mclk": 1300
|
||||
}
|
||||
)
|
||||
self.set_soc_param(SOC_PARAM)
|
||||
self.roofline_obj = Roofline(args)
|
||||
|
||||
#-----------------------
|
||||
|
||||
Reference in New Issue
Block a user