76333 Коммитов
Автор SHA1 Сообщение Дата
Elena 61cdfff562 ROCm SMI Pythoc CLI: Fix division by zero fan bug
Signed-off-by: Elena Sakhnovitch <Elena.Sakhnovitch@amd.com>
Change-Id: If259ac1ad6d77ce85b2b7616d972b6e7964a9f78
2021-01-20 18:21:23 -05:00
Elena bb879e7f38 ROCm SMI Pythoc CLI: Fix division by zero fan bug
Signed-off-by: Elena Sakhnovitch <Elena.Sakhnovitch@amd.com>
Change-Id: If259ac1ad6d77ce85b2b7616d972b6e7964a9f78


[ROCm/amdsmi commit: 61cdfff562]
2021-01-20 18:21:23 -05:00
jujiang 300865121d SWDEV-265003 - update HIP document
Change-Id: I1e8ec3ad380330b48d164a2ca60b0a70f7e54ae6


[ROCm/clr commit: cfca71352a]
2021-01-20 16:24:20 -05:00
jujiang cfca71352a SWDEV-265003 - update HIP document
Change-Id: I1e8ec3ad380330b48d164a2ca60b0a70f7e54ae6
2021-01-20 16:24:20 -05:00
jujiang 51bdcf1574 SWDEV-265003 - update HIP document
Change-Id: I1e8ec3ad380330b48d164a2ca60b0a70f7e54ae6


[ROCm/hip commit: 6084d0da2d]
2021-01-20 16:24:20 -05:00
jujiang 6084d0da2d SWDEV-265003 - update HIP document
Change-Id: I1e8ec3ad380330b48d164a2ca60b0a70f7e54ae6
2021-01-20 16:24:20 -05:00
Chauncey Hui 2b0953627e SWDEV-2 - Change OpenCL version number from 3245 to 3246
[ROCm/clr commit: de3e8b092c]
2021-01-20 03:00:06 -05:00
Chauncey Hui de3e8b092c SWDEV-2 - Change OpenCL version number from 3245 to 3246 2021-01-20 03:00:06 -05:00
Satyanvesh Dittakavi fb51766fcb SWDEV-268989 - Modify atomicAdd double to use clang builtin
Change-Id: If9d40046df2f3f5af7cc1bd6c935fbe7d686e7d8


[ROCm/clr commit: 8da9f4d432]
2021-01-20 02:39:15 -05:00
Satyanvesh Dittakavi 8da9f4d432 SWDEV-268989 - Modify atomicAdd double to use clang builtin
Change-Id: If9d40046df2f3f5af7cc1bd6c935fbe7d686e7d8
2021-01-20 02:39:15 -05:00
Satyanvesh Dittakavi 8a803a1592 SWDEV-268989 - Modify atomicAdd double to use clang builtin
Change-Id: If9d40046df2f3f5af7cc1bd6c935fbe7d686e7d8


[ROCm/hip commit: ecdbaf73cf]
2021-01-20 02:39:15 -05:00
Satyanvesh Dittakavi ecdbaf73cf SWDEV-268989 - Modify atomicAdd double to use clang builtin
Change-Id: If9d40046df2f3f5af7cc1bd6c935fbe7d686e7d8
2021-01-20 02:39:15 -05:00
Gang Ba 7652932c38 libhsakmt: Correct number of io_links
Inside Docker, when limit GPU number to one, it may cause node
numIOLinks bigger than total node number.

Signed-off-by: Gang Ba <gaba@amd.com>
Change-Id: Ib84f2f05f8e0c70e48b9043b79aec02b5a214bbe
2021-01-19 19:46:25 -05:00
Gang Ba deb1bd7a90 libhsakmt: Correct number of io_links
Inside Docker, when limit GPU number to one, it may cause node
numIOLinks bigger than total node number.

Signed-off-by: Gang Ba <gaba@amd.com>
Change-Id: Ib84f2f05f8e0c70e48b9043b79aec02b5a214bbe


[ROCm/ROCR-Runtime commit: 7652932c38]
2021-01-19 19:46:25 -05:00
German Andryeyev 1086195745 SWDEV-268381 - Enable wait on CPU before SDMA transfer
- There is a performance regression with a HW wait for HSA signal
on ROCr async operation. For now move the logic back to CPU wait.

- Fix profiling issue with multiple HSA signal per single timestamp
object. Some copies require multiple ROCR calls and if profiling is
required, then the execution time is derived from all used signals.

Change-Id: Id003e4abb8c2de378eedc152a7e389500fc6f4ce


[ROCm/clr commit: 5a8946190a]
2021-01-19 18:24:21 -05:00
German Andryeyev 5a8946190a SWDEV-268381 - Enable wait on CPU before SDMA transfer
- There is a performance regression with a HW wait for HSA signal
on ROCr async operation. For now move the logic back to CPU wait.

- Fix profiling issue with multiple HSA signal per single timestamp
object. Some copies require multiple ROCR calls and if profiling is
required, then the execution time is derived from all used signals.

Change-Id: Id003e4abb8c2de378eedc152a7e389500fc6f4ce
2021-01-19 18:24:21 -05:00
agodavar d3d408eec9 SWDEV-267298 - update install script to build hip-rocclr
Change-Id: Ia8d72ebc41184d2fc58aa4e99966ef9b71a7fc26


[ROCm/clr commit: 2b84b58c31]
2021-01-19 11:50:42 -05:00
agodavar 2b84b58c31 SWDEV-267298 - update install script to build hip-rocclr
Change-Id: Ia8d72ebc41184d2fc58aa4e99966ef9b71a7fc26
2021-01-19 11:50:42 -05:00
agodavar 601b7f6d7b SWDEV-267298 - update install script to build hip-rocclr
Change-Id: Ia8d72ebc41184d2fc58aa4e99966ef9b71a7fc26


[ROCm/hip commit: 2e2f5a3824]
2021-01-19 11:50:42 -05:00
agodavar 2e2f5a3824 SWDEV-267298 - update install script to build hip-rocclr
Change-Id: Ia8d72ebc41184d2fc58aa4e99966ef9b71a7fc26
2021-01-19 11:50:42 -05:00
agodavar 4ee84a7bd1 SWDEV-268552 - HIP sample hipDispatchEnqueueRateMT segfaults, updated to use hipModuleLoadData
Change-Id: Ibf34c780d5bd4278adcedba1d6e057637c258485


[ROCm/hip-tests commit: 3e11da745d]
2021-01-19 09:32:14 -05:00
agodavar 3e11da745d SWDEV-268552 - HIP sample hipDispatchEnqueueRateMT segfaults, updated to use hipModuleLoadData
Change-Id: Ibf34c780d5bd4278adcedba1d6e057637c258485
2021-01-19 09:32:14 -05:00
agodavar 83c5482710 SWDEV-268552 - HIP sample hipDispatchEnqueueRateMT segfaults, updated to use hipModuleLoadData
Change-Id: Ibf34c780d5bd4278adcedba1d6e057637c258485


[ROCm/clr commit: f4edf51736]
2021-01-19 09:32:14 -05:00
agodavar f4edf51736 SWDEV-268552 - HIP sample hipDispatchEnqueueRateMT segfaults, updated to use hipModuleLoadData
Change-Id: Ibf34c780d5bd4278adcedba1d6e057637c258485
2021-01-19 09:32:14 -05:00
agodavar 78dd89cc17 SWDEV-268552 - HIP sample hipDispatchEnqueueRateMT segfaults, updated to use hipModuleLoadData
Change-Id: Ibf34c780d5bd4278adcedba1d6e057637c258485


[ROCm/hip commit: 70f2b4031b]
2021-01-19 09:32:14 -05:00
agodavar 70f2b4031b SWDEV-268552 - HIP sample hipDispatchEnqueueRateMT segfaults, updated to use hipModuleLoadData
Change-Id: Ibf34c780d5bd4278adcedba1d6e057637c258485
2021-01-19 09:32:14 -05:00
Chauncey Hui 4bb8cc7f6b SWDEV-2 - Change OpenCL version number from 3244 to 3245
[ROCm/clr commit: 44659d5d7e]
2021-01-19 03:00:05 -05:00
Chauncey Hui 44659d5d7e SWDEV-2 - Change OpenCL version number from 3244 to 3245 2021-01-19 03:00:05 -05:00
Tony Tye cfc4640981 SWDEV-268864 - Use new isa class to access isa related information (part 2)
Change-Id: If7ed535b3012aec3f2cb4eb7ab93d8f5aed9783f


[ROCm/clr commit: 6b641fb368]
2021-01-19 03:36:22 +00:00
Tony Tye 6b641fb368 SWDEV-268864 - Use new isa class to access isa related information (part 2)
Change-Id: If7ed535b3012aec3f2cb4eb7ab93d8f5aed9783f
2021-01-19 03:36:22 +00:00
Tony Tye 8da2326f6f SWDEV-268864 - Use new isa class to access isa related information (part 2)
Change-Id: If7ed535b3012aec3f2cb4eb7ab93d8f5aed9783f


[ROCm/hip commit: 040bc455d4]
2021-01-19 03:36:22 +00:00
Tony Tye 040bc455d4 SWDEV-268864 - Use new isa class to access isa related information (part 2)
Change-Id: If7ed535b3012aec3f2cb4eb7ab93d8f5aed9783f
2021-01-19 03:36:22 +00:00
Tony Tye 2119330db1 SWDEV-268864 - Use new isa class to access isa related information
Change-Id: I866eeef06f86df77c651a25fdf7bceed2c28af52


[ROCm/clr commit: 91bb64409b]
2021-01-18 22:33:25 +00:00
Tony Tye 91bb64409b SWDEV-268864 - Use new isa class to access isa related information
Change-Id: I866eeef06f86df77c651a25fdf7bceed2c28af52
2021-01-18 22:33:25 +00:00
Tony Tye a05c745d54 SWDEV-268864 - Remove duplicatation of isa related information
Remove targetId_, gfxipMajor_, gfxipMinor_ and gfxipStepping_ from
device::Info as they are now available in device::Isa.

Change-Id: I381b1d4798ebf50655740e004a01ac7f86dbf668


[ROCm/clr commit: c2308216dd]
2021-01-18 22:32:37 +00:00
Tony Tye c2308216dd SWDEV-268864 - Remove duplicatation of isa related information
Remove targetId_, gfxipMajor_, gfxipMinor_ and gfxipStepping_ from
device::Info as they are now available in device::Isa.

Change-Id: I381b1d4798ebf50655740e004a01ac7f86dbf668
2021-01-18 22:32:37 +00:00
Tony Tye c9c78bca63 SWDEV-268864 - Use new isa class to access isa related information
Change-Id: I2122bf85155997d802ca54e456c2dae66b801825


[ROCm/clr commit: cd1117d627]
2021-01-18 22:31:01 +00:00
Tony Tye cd1117d627 SWDEV-268864 - Use new isa class to access isa related information
Change-Id: I2122bf85155997d802ca54e456c2dae66b801825
2021-01-18 22:31:01 +00:00
Tony Tye 03867f738e SWDEV-268864 - Use new isa class to access isa related information
Change-Id: I2122bf85155997d802ca54e456c2dae66b801825


[ROCm/hip commit: c45b74c9de]
2021-01-18 22:31:01 +00:00
Tony Tye c45b74c9de SWDEV-268864 - Use new isa class to access isa related information
Change-Id: I2122bf85155997d802ca54e456c2dae66b801825
2021-01-18 22:31:01 +00:00
Tony Tye 26fe26e415 Correct isa lookup for targets that do not support a target feature
Change-Id: I130070a53162e5d9fcc6a64a4bdda7869179be82
2021-01-18 15:47:19 +00:00
Tony Tye 0aa0ebe2ee Correct isa lookup for targets that do not support a target feature
Change-Id: I130070a53162e5d9fcc6a64a4bdda7869179be82


[ROCm/ROCR-Runtime commit: 26fe26e415]
2021-01-18 15:47:19 +00:00
Jason Tang 3b5b0175ac Fix build error when building with clang++
Change-Id: If1c9fbd6af6028bd39ff43ee53d74d5e778e2a27


[ROCm/clr commit: c0730b69d5]
2021-01-18 09:45:19 -05:00
Jason Tang c0730b69d5 Fix build error when building with clang++
Change-Id: If1c9fbd6af6028bd39ff43ee53d74d5e778e2a27
2021-01-18 09:45:19 -05:00
Jatin Chaudhary 3dc9013e52 Adding compiler option to be passed to comgr
Change-Id: I6247cfc8f323e7ccbc95e35408ab3e8a55e16495


[ROCm/clr commit: 9943fcd81b]
2021-01-18 06:25:44 -05:00
Jatin Chaudhary 9943fcd81b Adding compiler option to be passed to comgr
Change-Id: I6247cfc8f323e7ccbc95e35408ab3e8a55e16495
2021-01-18 06:25:44 -05:00
changzhu 18d9cca879 Remove MMBench test from kfdtest blacklist for gfx90c and gfx902
The MMBench issue has fixed by patch:
kfdtest: Take vram size into account when calculate buffer number
So it can remove it from kfdtest blacklist now.

Change-Id: Ib918bca72adf28f4082248fae1e3287d395c32bf
Signed-off-by: changzhu <Changfeng.Zhu@amd.com>
2021-01-18 14:53:45 +08:00
changzhu d5bb0690f8 Remove MMBench test from kfdtest blacklist for gfx90c and gfx902
The MMBench issue has fixed by patch:
kfdtest: Take vram size into account when calculate buffer number
So it can remove it from kfdtest blacklist now.

Change-Id: Ib918bca72adf28f4082248fae1e3287d395c32bf
Signed-off-by: changzhu <Changfeng.Zhu@amd.com>


[ROCm/ROCR-Runtime commit: 18d9cca879]
2021-01-18 14:53:45 +08:00
Sameer Sahasrabuddhe 10af608c66 Implement assert() using the new fprintf_stderr facility
The device library now provides functions to specify the host stderr
stream in a hostcall printf message. This change implements an
assert() macro which can construct such a message. The end result is
that assertions on the device are now correctly printed on the host
stderr instead of stdout.

Change-Id: I85ab8f7848bcf28303cb8dbb8a798bc6aece7d75


[ROCm/clr commit: 2cac768a07]
2021-01-17 23:54:46 -05:00
Sameer Sahasrabuddhe 2cac768a07 Implement assert() using the new fprintf_stderr facility
The device library now provides functions to specify the host stderr
stream in a hostcall printf message. This change implements an
assert() macro which can construct such a message. The end result is
that assertions on the device are now correctly printed on the host
stderr instead of stdout.

Change-Id: I85ab8f7848bcf28303cb8dbb8a798bc6aece7d75
2021-01-17 23:54:46 -05:00