Aditya Atluri
5317ffa9ec
Started adding native half math library support
...
1. Removed HIP_EXPERIMENTAL env variable so that device code will be accessed from LLVM IR
2. Removed soft support from headers and moved to hip_fp16.cpp
3. Added LLVM IR + inline asm to hip_ir.ll
4. Added test for fp16
5. Added barriers for hcc 3.5 and hcc 4.0 for half support
a. Which means, hcc 4.0 can parse __fp16 but hcc 3.5 cant
b. HCC 4.0 code is implemented now, hcc 3.5 will be added later
Change-Id: Ic37859b2688ebb02e168bab643d1882bf4727952
[ROCm/clr commit: c286bf6f8a ]
2017-01-12 11:30:20 -06:00
Aditya Atluri
a86633f210
changed copyright year from 2016 to 2017 in src directory
...
Change-Id: Idb97db509b2b4b1656b2df7a14a62ade38c9d574
[ROCm/clr commit: e9ff23e5f9 ]
2017-01-11 18:05:41 -06:00
Aditya Atluri
3e3db78eb0
disabled half native support as inline asm is not working
...
Change-Id: I3073d8ae39eed321987f0f2f0e689eec4cdbb48c
[ROCm/clr commit: c673aec971 ]
2016-12-16 09:24:59 -06:00
Aditya Atluri
657739b19f
added half2 support
...
Change-Id: I0f3b9b7037fed97e80ec99f5369c75a63f001aae
[ROCm/clr commit: c20a86d866 ]
2016-12-14 14:18:48 -06:00
Aditya Atluri
b26857a631
disabled compiler flag hcc 4.0 for half support
...
Change-Id: I32175113f4c05d43310b3a05c2a14e12f6d48b09
[ROCm/clr commit: 26934a920c ]
2016-12-13 20:06:56 -06:00
Aditya Atluri
c865d93792
added half math addition ISA support
...
Change-Id: I293b771f695b499b795d7e53f600c9e4fe2a2071
[ROCm/clr commit: 02eab122c5 ]
2016-12-13 09:18:34 -06:00
Maneesh Gupta
2655c96ab9
src/*: Update copyright header
...
Change-Id: I455f5d0d12fe9cb39a3ba873bd22b4c25ed07cbf
[ROCm/clr commit: 88d6cad3fb ]
2016-10-15 22:55:22 +05:30
Aditya Atluri
adca18892a
added compiler flag for polaris
...
Change-Id: Ib14c14c0618982ac7b48f5bc704c04b54ff40ed9
[ROCm/clr commit: 1970ea07f1 ]
2016-10-13 14:16:48 -05:00
Aditya Atluri
cf3186cd63
moved half support to a source file
...
Change-Id: I7c09b41877e22c1b743dea25a585e5307427dafd
[ROCm/clr commit: 38720f8a4e ]
2016-06-30 18:23:29 +05:30