AI/rocm-systems
2
0
Fork 0
Code Issues Pull-Requests Actions Pakete Projekte Releases Wiki Aktivität
4.349 Commits 3 Branches 0 Tags
e3f6db3d646efbdf511125cd38cc8dcb0a5e52c3
Commit graph

4345 Commits

Autor SHA1 Nachricht Datum
Julia Jiang e3f6db3d64 SWDEV-308644 - update blit kernel setup in rocm 
Change-Id: Iaa9ff97b3ed7d379189c359696be932a83cf203c


[ROCm/clr commit: ef3d6f7b28]
 2021-11-15 13:28:07 -05:00
Chauncey Hui a7edd1e407 SWDEV-2 - Change OpenCL version number from 3389 to 3390 
[ROCm/clr commit: 02f36b565b]
 2021-11-13 03:00:04 -05:00
kjayapra-amd 2fdfb47092 SWDEV-309657 - Align Virtual queue size to sizeof(uint64_t). 
Change-Id: Ia55d7316693bd13938875ce53f7849d5eb658e8c


[ROCm/clr commit: 7e32d6d909]
 2021-11-12 10:35:36 -05:00
Chauncey Hui c27731f98b SWDEV-2 - Change OpenCL version number from 3388 to 3389 
[ROCm/clr commit: 777c91a539]
 2021-11-12 03:00:06 -05:00
Julia Jiang db667776fe SWDEV-306204 - update disclaimer in vdi 
Change-Id: I69aac8897c43b72a52bee0279d3dbdcf3f1fb484


[ROCm/clr commit: a38f5f8382]
 2021-11-11 14:01:56 -05:00
Chauncey Hui eea0019645 SWDEV-2 - Change OpenCL version number from 3387 to 3388 
[ROCm/clr commit: 85d34f9277]
 2021-11-11 03:00:06 -05:00
German Andryeyev 0b03dde692 SWDEV-286150 - Add detailed thread trace support in RGP 
- Create hash values for binaries
- Add the binaries into RGP trace
- Add corresponding hash value for every dispatch

Change-Id: I2c3ce004d69f37d0d46bc4744e12f24273517f5e


[ROCm/clr commit: 2a298f2ec3]
 2021-11-10 14:46:02 -05:00
Chauncey Hui 63bbdb2ab5 SWDEV-2 - Change OpenCL version number from 3386 to 3387 
[ROCm/clr commit: b2de4f625c]
 2021-11-06 03:00:04 -04:00
German Andryeyev 92be4f5781 SWDEV-286150 - Fix a crash when LC is forced 
Change-Id: I1127490502012cdbc0391e45b5d9310f04f9482b


[ROCm/clr commit: b0af08ac04]
 2021-11-05 12:35:11 -04:00
Chauncey Hui 3e0539fc40 SWDEV-2 - Change OpenCL version number from 3385 to 3386 
[ROCm/clr commit: b44dc91f4f]
 2021-11-05 03:00:04 -04:00
German Andryeyev 7a9f92d95e SWDEV-305016 - Add a timeout wait into IsHwEventReady() 
Just signal check will still submit the marker and then later
runtime will have a timeout, but the barrier packet is still
generated. Hence early timeout will allow to skip the marker.

Change-Id: Ieb7d89becbcff43a4f4c46715354ca65ab4a80b9


[ROCm/clr commit: bbb635bc32]
 2021-11-02 11:37:23 -04:00
Chauncey Hui b1eda6f40e SWDEV-2 - Change OpenCL version number from 3384 to 3385 
[ROCm/clr commit: 712b65765e]
 2021-10-29 03:00:05 -04:00
German Andryeyev 7821cddb3e SWDEV-257789 - Initial change to skip kernel arg copy 
The optimization is controlled with ROCR_SKIP_KERNEL_ARG_COPY.
This is initial check-in for experiments. Extra changes are
necessary for full support:
- handle graph capture with the original sysmem alloc
- avoid memobject references, otherwise there is a race condition with
reusage of the arg buffer
- Remove arg setup from hip

Change-Id: Ib0af710f93e79834711fa4049a7c66093711e68b


[ROCm/clr commit: 7e12cf6318]
 2021-10-28 20:35:35 -04:00
Chauncey Hui 4f82f985c0 SWDEV-2 - Change OpenCL version number from 3383 to 3384 
[ROCm/clr commit: 530283e12a]
 2021-10-28 03:00:04 -04:00
German Andryeyev 2d2d33dd9c SWDEV-303567 - reset kernel arg buffer to chunk 0 
Change-Id: I2974e31af9700705554b0f274ede6f8b9a9d6e7b


[ROCm/clr commit: 30bba18a06]
 2021-10-27 22:15:55 -04:00
Alex Xie da48f060f4 SWDEV-305752 - OCL WIN Conformance select test fail 
Change-Id: I73571c262a14d6b27d8cf91b6d1a13e1974ddc96


[ROCm/clr commit: 0e321f45c1]
 2021-10-27 19:54:24 -04:00
German Andryeyev 22182e12bd SWDEV-286150 - Switch PAL to 678 interface 
Change-Id: I3c130998902654e1dffc954ddf33530ea998ac34


[ROCm/clr commit: 4aea2ad172]
 2021-10-27 17:25:02 -04:00
Alex Xie d84cde7888 SWDEV-308726 - OCL WIN - Conformance SVM Test failing 
SVM mapping should not use direct mapping in Windows PAL

Change-Id: I005115bdce6ef99f471bb08fa8d042fa644587a6


[ROCm/clr commit: fa73e0cfcc]
 2021-10-27 03:20:47 -04:00
Chauncey Hui aeb2e28f75 SWDEV-2 - Change OpenCL version number from 3382 to 3383 
[ROCm/clr commit: 5ad666093a]
 2021-10-27 03:00:04 -04:00
German Andryeyev d8201bc1ce SWDEV-303567 - Add chunks for the pool of kernel arguments 
The kernel arg pool will be divided into 8 chunks to avoid long stalls,
when the pool will be reused.

Change-Id: I228e6ca1c09e428c1775f1e5b685220a9a5d71af


[ROCm/clr commit: f78b3a8919]
 2021-10-26 16:31:37 -04:00
Sarbojit Sarkar 2e1ec62950 SWDEV-306773 - Pal fix for 2D/3D memset 
Change-Id: Id705e9292e17621ea70e283d7494212809456e27


[ROCm/clr commit: c218022296]
 2021-10-25 00:37:18 -04:00
Chauncey Hui 41c6814044 SWDEV-2 - Change OpenCL version number from 3381 to 3382 
[ROCm/clr commit: 44c479b65f]
 2021-10-23 03:00:05 -04:00
Jason Tang c9fa41e3c6 SWDEV-292525 - Fix -Werror=parentheses build failure 
Change-Id: I2650413914914392df68a9fbf669af216a132640


[ROCm/clr commit: f61dc18681]
 2021-10-22 09:43:15 -04:00
Chauncey Hui ec09328442 SWDEV-2 - Change OpenCL version number from 3380 to 3381 
[ROCm/clr commit: 244328fb65]
 2021-10-21 03:00:05 -04:00
kjayapra-amd 9f68891f68 SWDEV-232903 - Change pattern64 to uint64_t from size_t to handle 32 bit machines. 
Change-Id: I423cd14d145556544563027931562d7b8bf9442d


[ROCm/clr commit: 4c8b32b13c]
 2021-10-18 14:31:09 -04:00
Chauncey Hui d26d92bff4 SWDEV-2 - Change OpenCL version number from 3379 to 3380 
[ROCm/clr commit: 61f176cee6]
 2021-10-16 03:00:05 -04:00
Alex Xie e5816ea048 SWDEV-306854 - Observed conformance subtest SVM failure 
Revert "SWDEV-292408 - Keep tracking of subbuffers for multiple devices"

Change-Id: I604e9b49368fa1f143302fddda674c18d7351108


[ROCm/clr commit: ea48fc029b]
 2021-10-15 09:28:06 -04:00
Chauncey Hui b14a42302f SWDEV-2 - Change OpenCL version number from 3378 to 3379 
[ROCm/clr commit: 3e75cd150e]
 2021-10-15 03:00:05 -04:00
kjayapra-amd f7053598c5 SWDEV-232903 - Adding string to guarantee message, which is required on windows. 
Change-Id: I86d3d53126aa4baa1ffc27295e4f908ac7028551


[ROCm/clr commit: 5a33a15c42]
 2021-10-14 15:17:25 -04:00
Bing Ma 213b5dffd1 SWDEV-306602 - [SANITIZER_AMDGPU] Force copyBuffer to use ROCr functions when ASAN is ON 
Change-Id: I04a4cdd5ab8c5543f2a0f08c139c45ac7aebe64a


[ROCm/clr commit: 02f939a40d]
 2021-10-14 12:55:27 -04:00
Chauncey Hui c22c59c4a4 SWDEV-2 - Change OpenCL version number from 3377 to 3378 
[ROCm/clr commit: c9f73f8d31]
 2021-10-14 03:00:16 -04:00
kjayapra-amd 6f62f832cb SWDEV-232903 - Move hipmemset Dword optimization to ROCclr. 
Change-Id: I3eae61720cbc6364f1aaac4865bfd8b6ded08097


[ROCm/clr commit: 88ed58735d]
 2021-10-13 11:32:15 -04:00
pghafari 6cb3ef5d42 SWDEV-245531 - GLInterop: updating glEnv logic 
Change-Id: I6103243c477547a6a2b714bbf836ce36abe84f8c


[ROCm/clr commit: 5b6b2e6d2c]
 2021-10-13 09:26:52 -04:00
Chauncey Hui 25b7f971e6 SWDEV-2 - Change OpenCL version number from 3376 to 3377 
[ROCm/clr commit: 52e57b660b]
 2021-10-13 03:00:07 -04:00
Jason Tang e4db6ef66a SWDEV-306697 - Fix OCLGlobalOffset segfaults 
If we don't create the __amd_rocclr_gwsInit kernel, we still want
to create the rest of the image related blit kernels.

Change-Id: I8bc4645f9f9116eeecbb8b22e981ac4d520f3121


[ROCm/clr commit: 55a0cf0b0c]
 2021-10-12 15:13:28 -04:00
Sourabh Betigeri ce4329aca7 SWDEV-292525 - Add more parentheses to fix debug build failures 
Change-Id: I91bb7e1f0f40b85dd908a532a77b11c9e7406019


[ROCm/clr commit: 641b1d3968]
 2021-10-09 00:04:01 +00:00
Chauncey Hui 656850e36c SWDEV-2 - Change OpenCL version number from 3375 to 3376 
[ROCm/clr commit: 6d52cc286b]
 2021-10-08 03:00:05 -04:00
Sarbojit Sarkar 548bcfb23b SWDEV-306302 - Fix for OCLCreateImage test failure 
Change-Id: I781504bd1ff599ed75c5ea730be03b71f69761b2


[ROCm/clr commit: c06c9f7b93]
 2021-10-07 19:52:58 +00:00
jujiang 7efd69cecd SWDEV-306207 - clean up CL definition in ROCclr 
Change-Id: I92e2c7c63ebddd119df390784e372ab2f42f3b0d


[ROCm/clr commit: 90b0e8430a]
 2021-10-07 11:45:43 -04:00
Chauncey Hui e0cdac64e3 SWDEV-2 - Change OpenCL version number from 3374 to 3375 
[ROCm/clr commit: be164ed9ba]
 2021-10-07 03:00:04 -04:00
anusha GodavarthySurya 341a97fe6e SWDEV-24806 - Fix compilation warning 
Change-Id: I6d015b0349e01047f8f26a8d73365e2963990eb0


[ROCm/clr commit: f4bdb5c6ff]
 2021-10-06 22:09:17 -07:00
Sourabh Betigeri 2f2dafa732 SWDEV-292525 - Adds parentheses to fix regression 
Debug builds fails with error due to missing
parentheses with -Werror=parentheses enabled

Change-Id: I5745a63b5cf2c7a3aeed90ea572081a6fa67e366


[ROCm/clr commit: 5e116c6c99]
 2021-10-06 13:38:55 -04:00
German Andryeyev 51f7944fcb SWDEV-303567 - Increase the size of AQL queue 
ROC_AQL_QUEUE_SIZE will control the size of AQL queue.
The current sefault value is 4096.

Change-Id: Icd2a4ee3ba554c06aa05b08defd922d2c63e43fd


[ROCm/clr commit: 7fe696b6ef]
 2021-10-06 08:27:36 -04:00
Chauncey Hui 914b777a95 SWDEV-2 - Change OpenCL version number from 3373 to 3374 
[ROCm/clr commit: 8c7ba7e3e7]
 2021-10-06 03:00:04 -04:00
kjayapra-amd cfb15c6c5d SWDEV-294420 - Ignore Image blit kernels if image instructions are not supported. 
Change-Id: I145172672b0b032aa722649b0c4ca9267e3e5c85


[ROCm/clr commit: 7413b7f79b]
 2021-10-05 18:12:44 -04:00
German Andryeyev 2cb7467eff SWDEV-303560 - Remove coarse grain setup by default 
The original logic was left after initial testing when HMM
couldn't handle xnack properly

Change-Id: I0abf01805704171e931dfba8b6d95bfe87d5fab1


[ROCm/clr commit: d17108e8d0]
 2021-10-05 17:20:59 -04:00
kjayapra-amd ead79defbe SWDEV-295277 - Report max waves per cu from ROCr backend. 
Change-Id: Ie170b26b53f1cc2da851034c96b21de38ce7b563


[ROCm/clr commit: 3081f7ca53]
 2021-10-05 12:38:44 -04:00
anusha GodavarthySurya a6f9a5c6da SWDEV-24806 - Added support to update memory command params 
Change-Id: Ib518eaedeeb820023a05278a017a9716e5601dca


[ROCm/clr commit: 34e86bf0c3]
 2021-10-05 10:51:14 -04:00
Tao Sang e425c5e79b SWDEV-305884 - Clear up codes 
Fix a log typo error
Change-Id: I887ecbdcfe414c2119247228bdd1255b8308da1d


[ROCm/clr commit: 10abe8ab37]
 2021-10-04 18:11:32 -04:00
pghafari 86ac9c8bb5 SWDEV-245531 - GLInterop: removing GL dependency 
Change-Id: I58133e330f5f5e90965fc05003c2d901d4ae6382


[ROCm/clr commit: 1cb0641831]
 2021-10-04 16:35:40 -04:00