JoseSantosAMD
e664f7abf4
* Updated links in documentation. (#328)
Updated to reflect new GitHub organization.
Fixed broken links to GitHub pages.
Signed-off-by: David Galiffi <David.Galiffi@amd.com>
* update branch for 2.x documentation builds
Signed-off-by: Karl W. Schulz <karl.schulz@amd.com>
* update checkout action and use concurrency instead of cancel-workflow-action
Signed-off-by: Karl W. Schulz <karl.schulz@amd.com>
* test addition of user option for container launch
Signed-off-by: Karl W. Schulz <karl.schulz@amd.com>
* remove --user option for container, try chown instead
Signed-off-by: Karl W. Schulz <karl.schulz@amd.com>
* fixing yaml syntax
Signed-off-by: Karl W. Schulz <karl.schulz@amd.com>
* reorder job step - start with checkout
Signed-off-by: Karl W. Schulz <karl.schulz@amd.com>
* restore missing run directive
Signed-off-by: Karl W. Schulz <karl.schulz@amd.com>
* Update workloads to include log.txt
Add missing MI200 workloads
Signed-off-by: Jose Santos <josantos@amd.com>
* Signed-off-by: Jose Santos <josantos@amd.com>
Add vcopy workload for tests
* Change exit codes for caught failures
Signed-off-by: Jose Santos <josantos@amd.com>
* reformat
Signed-off-by: Jose Santos <josantos@amd.com>
* Add pytest-xdist for pytest -n
Signed-off-by: Jose Santos <josantos@amd.com>
---------
Signed-off-by: David Galiffi <David.Galiffi@amd.com>
Signed-off-by: Karl W. Schulz <karl.schulz@amd.com>
Signed-off-by: Jose Santos <josantos@amd.com>
Co-authored-by: David Galiffi <David.Galiffi@amd.com>
Co-authored-by: Karl W. Schulz <karl.schulz@amd.com>
[ROCm/rocprofiler-compute commit: da506ad9b5]
34 KiB
34 KiB
| 1 | Dispatch_ID | Kernel_Name | GPU_ID | Grid_Size | Workgroup_Size | LDS_Per_Workgroup | Scratch_Per_Workitem | Arch_VGPR | Accum_VGPR | SGPR | wave_size | obj | SQ_ACTIVE_INST_SCA | SQ_ACTIVE_INST_EXP_GDS | SQ_ACTIVE_INST_MISC | SQ_ACTIVE_INST_FLAT | SQ_INST_CYCLES_VMEM_WR | SQ_INST_CYCLES_VMEM_RD | SQ_INST_CYCLES_SMEM | SQ_INST_CYCLES_SALU | TCP_TCP_LATENCY_sum | TCP_TCC_READ_REQ_LATENCY_sum | TCP_TCC_WRITE_REQ_LATENCY_sum | TCP_TCC_READ_REQ_sum | TA_ADDR_STALLED_BY_TD_CYCLES_sum | TA_DATA_STALLED_BY_TC_CYCLES_sum | SPI_RA_SGPR_SIMD_FULL_CSN | SPI_RA_LDS_CU_FULL_CSN | CPC_ME1_DC0_SPI_BUSY | TCC_EA_WRREQ_STALL_sum | TCC_EA_RDREQ_sum | TCC_EA_RDREQ_32B_sum | TCC_EA_RD_UNCACHED_32B_sum | wave_size_1 | obj_1 | SQ_INSTS_VSKIPPED | SQ_INSTS | SQ_INSTS_VALU | SQ_INSTS_VALU_ADD_F16 | SQ_INSTS_VALU_MUL_F16 | SQ_INSTS_VALU_FMA_F16 | SQ_INSTS_VALU_TRANS_F16 | SQ_INSTS_VALU_ADD_F32 | GRBM_SPI_BUSY | TCP_READ_TAGCONFLICT_STALL_CYCLES_sum | TCP_WRITE_TAGCONFLICT_STALL_CYCLES_sum | TCP_ATOMIC_TAGCONFLICT_STALL_CYCLES_sum | TCP_TA_TCP_STATE_READ_sum | TA_BUFFER_READ_WAVEFRONTS_sum | TA_BUFFER_WRITE_WAVEFRONTS_sum | TD_SPI_STALL_sum | TD_LOAD_WAVEFRONT_sum | SPI_CSN_NUM_THREADGROUPS | SPI_CSN_WAVE | CPC_CPC_TCIU_BUSY | CPC_CPC_TCIU_IDLE | CPF_CPF_TCIU_BUSY | CPF_CPF_TCIU_STALL | TCC_NC_REQ_sum | TCC_UC_REQ_sum | TCC_CC_REQ_sum | TCC_RW_REQ_sum | wave_size_2 | obj_2 | TCC_EA_RDREQ[0] | TCC_EA_RDREQ_32B[0] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[0] | TCC_EA_RDREQ_GMI_CREDIT_STALL[0] | TCC_EA_RDREQ[1] | TCC_EA_RDREQ_32B[1] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[1] | TCC_EA_RDREQ_GMI_CREDIT_STALL[1] | TCC_EA_RDREQ[2] | TCC_EA_RDREQ_32B[2] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[2] | TCC_EA_RDREQ_GMI_CREDIT_STALL[2] | TCC_EA_RDREQ[3] | TCC_EA_RDREQ_32B[3] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[3] | TCC_EA_RDREQ_GMI_CREDIT_STALL[3] | TCC_EA_RDREQ[4] | TCC_EA_RDREQ_32B[4] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[4] | TCC_EA_RDREQ_GMI_CREDIT_STALL[4] | TCC_EA_RDREQ[5] | TCC_EA_RDREQ_32B[5] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[5] | TCC_EA_RDREQ_GMI_CREDIT_STALL[5] | TCC_EA_RDREQ[6] | TCC_EA_RDREQ_32B[6] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[6] | TCC_EA_RDREQ_GMI_CREDIT_STALL[6] | TCC_EA_RDREQ[7] | TCC_EA_RDREQ_32B[7] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[7] | TCC_EA_RDREQ_GMI_CREDIT_STALL[7] | TCC_EA_RDREQ[8] | TCC_EA_RDREQ_32B[8] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[8] | TCC_EA_RDREQ_GMI_CREDIT_STALL[8] | TCC_EA_RDREQ[9] | TCC_EA_RDREQ_32B[9] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[9] | TCC_EA_RDREQ_GMI_CREDIT_STALL[9] | TCC_EA_RDREQ[10] | TCC_EA_RDREQ_32B[10] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[10] | TCC_EA_RDREQ_GMI_CREDIT_STALL[10] | TCC_EA_RDREQ[11] | TCC_EA_RDREQ_32B[11] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[11] | TCC_EA_RDREQ_GMI_CREDIT_STALL[11] | TCC_EA_RDREQ[12] | TCC_EA_RDREQ_32B[12] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[12] | TCC_EA_RDREQ_GMI_CREDIT_STALL[12] | TCC_EA_RDREQ[13] | TCC_EA_RDREQ_32B[13] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[13] | TCC_EA_RDREQ_GMI_CREDIT_STALL[13] | TCC_EA_RDREQ[14] | TCC_EA_RDREQ_32B[14] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[14] | TCC_EA_RDREQ_GMI_CREDIT_STALL[14] | TCC_EA_RDREQ[15] | TCC_EA_RDREQ_32B[15] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[15] | TCC_EA_RDREQ_GMI_CREDIT_STALL[15] | TCC_EA_RDREQ[16] | TCC_EA_RDREQ_32B[16] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[16] | TCC_EA_RDREQ_GMI_CREDIT_STALL[16] | TCC_EA_RDREQ[17] | TCC_EA_RDREQ_32B[17] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[17] | TCC_EA_RDREQ_GMI_CREDIT_STALL[17] | TCC_EA_RDREQ[18] | TCC_EA_RDREQ_32B[18] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[18] | TCC_EA_RDREQ_GMI_CREDIT_STALL[18] | TCC_EA_RDREQ[19] | TCC_EA_RDREQ_32B[19] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[19] | TCC_EA_RDREQ_GMI_CREDIT_STALL[19] | TCC_EA_RDREQ[20] | TCC_EA_RDREQ_32B[20] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[20] | TCC_EA_RDREQ_GMI_CREDIT_STALL[20] | TCC_EA_RDREQ[21] | TCC_EA_RDREQ_32B[21] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[21] | TCC_EA_RDREQ_GMI_CREDIT_STALL[21] | TCC_EA_RDREQ[22] | TCC_EA_RDREQ_32B[22] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[22] | TCC_EA_RDREQ_GMI_CREDIT_STALL[22] | TCC_EA_RDREQ[23] | TCC_EA_RDREQ_32B[23] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[23] | TCC_EA_RDREQ_GMI_CREDIT_STALL[23] | TCC_EA_RDREQ[24] | TCC_EA_RDREQ_32B[24] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[24] | TCC_EA_RDREQ_GMI_CREDIT_STALL[24] | TCC_EA_RDREQ[25] | TCC_EA_RDREQ_32B[25] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[25] | TCC_EA_RDREQ_GMI_CREDIT_STALL[25] | TCC_EA_RDREQ[26] | TCC_EA_RDREQ_32B[26] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[26] | TCC_EA_RDREQ_GMI_CREDIT_STALL[26] | TCC_EA_RDREQ[27] | TCC_EA_RDREQ_32B[27] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[27] | TCC_EA_RDREQ_GMI_CREDIT_STALL[27] | TCC_EA_RDREQ[28] | TCC_EA_RDREQ_32B[28] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[28] | TCC_EA_RDREQ_GMI_CREDIT_STALL[28] | TCC_EA_RDREQ[29] | TCC_EA_RDREQ_32B[29] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[29] | TCC_EA_RDREQ_GMI_CREDIT_STALL[29] | TCC_EA_RDREQ[30] | TCC_EA_RDREQ_32B[30] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[30] | TCC_EA_RDREQ_GMI_CREDIT_STALL[30] | TCC_EA_RDREQ[31] | TCC_EA_RDREQ_32B[31] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[31] | TCC_EA_RDREQ_GMI_CREDIT_STALL[31] | wave_size_3 | obj_3 | SQ_THREAD_CYCLES_VALU | SQ_IFETCH | SQ_LDS_BANK_CONFLICT | SQ_LDS_ADDR_CONFLICT | SQ_LDS_UNALIGNED_STALL | SQ_WAVES_EQ_64 | SQ_WAVES_LT_64 | SQ_WAVES_LT_48 | TCP_TCC_WRITE_REQ_sum | TCP_TCC_ATOMIC_WITH_RET_REQ_sum | TCP_TCC_ATOMIC_WITHOUT_RET_REQ_sum | TCP_TCC_NC_READ_REQ_sum | TA_FLAT_WAVEFRONTS_sum | TA_FLAT_READ_WAVEFRONTS_sum | SPI_RA_BAR_CU_FULL_CSN | SPI_RA_TGLIM_CU_FULL_CSN | TCC_EA_RDREQ_DRAM_sum | TCC_TAG_STALL_sum | TCC_NORMAL_WRITEBACK_sum | TCC_ALL_TC_OP_WB_WRITEBACK_sum | wave_size_4 | obj_4 | TCC_EA_WRREQ_DRAM_CREDIT_STALL[0] | TCC_EA_WRREQ_GMI_CREDIT_STALL[0] | TCC_EA_WRREQ_IO_CREDIT_STALL[0] | TCC_EA_WRREQ_LEVEL[0] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[1] | TCC_EA_WRREQ_GMI_CREDIT_STALL[1] | TCC_EA_WRREQ_IO_CREDIT_STALL[1] | TCC_EA_WRREQ_LEVEL[1] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[2] | TCC_EA_WRREQ_GMI_CREDIT_STALL[2] | TCC_EA_WRREQ_IO_CREDIT_STALL[2] | TCC_EA_WRREQ_LEVEL[2] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[3] | TCC_EA_WRREQ_GMI_CREDIT_STALL[3] | TCC_EA_WRREQ_IO_CREDIT_STALL[3] | TCC_EA_WRREQ_LEVEL[3] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[4] | TCC_EA_WRREQ_GMI_CREDIT_STALL[4] | TCC_EA_WRREQ_IO_CREDIT_STALL[4] | TCC_EA_WRREQ_LEVEL[4] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[5] | TCC_EA_WRREQ_GMI_CREDIT_STALL[5] | TCC_EA_WRREQ_IO_CREDIT_STALL[5] | TCC_EA_WRREQ_LEVEL[5] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[6] | TCC_EA_WRREQ_GMI_CREDIT_STALL[6] | TCC_EA_WRREQ_IO_CREDIT_STALL[6] | TCC_EA_WRREQ_LEVEL[6] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[7] | TCC_EA_WRREQ_GMI_CREDIT_STALL[7] | TCC_EA_WRREQ_IO_CREDIT_STALL[7] | TCC_EA_WRREQ_LEVEL[7] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[8] | TCC_EA_WRREQ_GMI_CREDIT_STALL[8] | TCC_EA_WRREQ_IO_CREDIT_STALL[8] | TCC_EA_WRREQ_LEVEL[8] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[9] | TCC_EA_WRREQ_GMI_CREDIT_STALL[9] | TCC_EA_WRREQ_IO_CREDIT_STALL[9] | TCC_EA_WRREQ_LEVEL[9] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[10] | TCC_EA_WRREQ_GMI_CREDIT_STALL[10] | TCC_EA_WRREQ_IO_CREDIT_STALL[10] | TCC_EA_WRREQ_LEVEL[10] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[11] | TCC_EA_WRREQ_GMI_CREDIT_STALL[11] | TCC_EA_WRREQ_IO_CREDIT_STALL[11] | TCC_EA_WRREQ_LEVEL[11] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[12] | TCC_EA_WRREQ_GMI_CREDIT_STALL[12] | TCC_EA_WRREQ_IO_CREDIT_STALL[12] | TCC_EA_WRREQ_LEVEL[12] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[13] | TCC_EA_WRREQ_GMI_CREDIT_STALL[13] | TCC_EA_WRREQ_IO_CREDIT_STALL[13] | TCC_EA_WRREQ_LEVEL[13] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[14] | TCC_EA_WRREQ_GMI_CREDIT_STALL[14] | TCC_EA_WRREQ_IO_CREDIT_STALL[14] | TCC_EA_WRREQ_LEVEL[14] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[15] | TCC_EA_WRREQ_GMI_CREDIT_STALL[15] | TCC_EA_WRREQ_IO_CREDIT_STALL[15] | TCC_EA_WRREQ_LEVEL[15] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[16] | TCC_EA_WRREQ_GMI_CREDIT_STALL[16] | TCC_EA_WRREQ_IO_CREDIT_STALL[16] | TCC_EA_WRREQ_LEVEL[16] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[17] | TCC_EA_WRREQ_GMI_CREDIT_STALL[17] | TCC_EA_WRREQ_IO_CREDIT_STALL[17] | TCC_EA_WRREQ_LEVEL[17] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[18] | TCC_EA_WRREQ_GMI_CREDIT_STALL[18] | TCC_EA_WRREQ_IO_CREDIT_STALL[18] | TCC_EA_WRREQ_LEVEL[18] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[19] | TCC_EA_WRREQ_GMI_CREDIT_STALL[19] | TCC_EA_WRREQ_IO_CREDIT_STALL[19] | TCC_EA_WRREQ_LEVEL[19] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[20] | TCC_EA_WRREQ_GMI_CREDIT_STALL[20] | TCC_EA_WRREQ_IO_CREDIT_STALL[20] | TCC_EA_WRREQ_LEVEL[20] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[21] | TCC_EA_WRREQ_GMI_CREDIT_STALL[21] | TCC_EA_WRREQ_IO_CREDIT_STALL[21] | TCC_EA_WRREQ_LEVEL[21] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[22] | TCC_EA_WRREQ_GMI_CREDIT_STALL[22] | TCC_EA_WRREQ_IO_CREDIT_STALL[22] | TCC_EA_WRREQ_LEVEL[22] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[23] | TCC_EA_WRREQ_GMI_CREDIT_STALL[23] | TCC_EA_WRREQ_IO_CREDIT_STALL[23] | TCC_EA_WRREQ_LEVEL[23] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[24] | TCC_EA_WRREQ_GMI_CREDIT_STALL[24] | TCC_EA_WRREQ_IO_CREDIT_STALL[24] | TCC_EA_WRREQ_LEVEL[24] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[25] | TCC_EA_WRREQ_GMI_CREDIT_STALL[25] | TCC_EA_WRREQ_IO_CREDIT_STALL[25] | TCC_EA_WRREQ_LEVEL[25] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[26] | TCC_EA_WRREQ_GMI_CREDIT_STALL[26] | TCC_EA_WRREQ_IO_CREDIT_STALL[26] | TCC_EA_WRREQ_LEVEL[26] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[27] | TCC_EA_WRREQ_GMI_CREDIT_STALL[27] | TCC_EA_WRREQ_IO_CREDIT_STALL[27] | TCC_EA_WRREQ_LEVEL[27] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[28] | TCC_EA_WRREQ_GMI_CREDIT_STALL[28] | TCC_EA_WRREQ_IO_CREDIT_STALL[28] | TCC_EA_WRREQ_LEVEL[28] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[29] | TCC_EA_WRREQ_GMI_CREDIT_STALL[29] | TCC_EA_WRREQ_IO_CREDIT_STALL[29] | TCC_EA_WRREQ_LEVEL[29] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[30] | TCC_EA_WRREQ_GMI_CREDIT_STALL[30] | TCC_EA_WRREQ_IO_CREDIT_STALL[30] | TCC_EA_WRREQ_LEVEL[30] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[31] | TCC_EA_WRREQ_GMI_CREDIT_STALL[31] | TCC_EA_WRREQ_IO_CREDIT_STALL[31] | TCC_EA_WRREQ_LEVEL[31] | wave_size_5 | obj_5 | SQ_INSTS_VALU_MUL_F32 | SQ_INSTS_VALU_FMA_F32 | SQ_INSTS_VALU_TRANS_F32 | SQ_INSTS_VALU_ADD_F64 | SQ_INSTS_VALU_MUL_F64 | SQ_INSTS_VALU_FMA_F64 | SQ_INSTS_VALU_TRANS_F64 | SQ_INSTS_VALU_INT32 | TCP_VOLATILE_sum | TCP_TOTAL_ACCESSES_sum | TCP_TOTAL_READ_sum | TCP_TOTAL_WRITE_sum | TA_BUFFER_ATOMIC_WAVEFRONTS_sum | TA_BUFFER_TOTAL_CYCLES_sum | TD_ATOMIC_WAVEFRONT_sum | TD_STORE_WAVEFRONT_sum | SPI_RA_REQ_NO_ALLOC | SPI_RA_REQ_NO_ALLOC_CSN | CPC_CPC_STAT_STALL | CPC_UTCL1_STALL_ON_TRANSLATION | CPF_CPF_STAT_IDLE | CPF_CPF_TCIU_IDLE | TCC_REQ_sum | TCC_STREAMING_REQ_sum | TCC_HIT_sum | TCC_MISS_sum | wave_size_6 | obj_6 | SQ_INSTS_SMEM_NORM | SQ_INSTS_MFMA | SQ_INSTS_VALU_MFMA_I8 | SQ_INSTS_VALU_MFMA_F16 | SQ_INSTS_VALU_MFMA_BF16 | SQ_INSTS_VALU_MFMA_F32 | SQ_INSTS_VALU_MFMA_F64 | SQ_VALU_MFMA_BUSY_CYCLES | TCP_TCC_UC_ATOMIC_REQ_sum | TCP_TCC_CC_READ_REQ_sum | TCP_TCC_CC_WRITE_REQ_sum | TCP_TCC_CC_ATOMIC_REQ_sum | SPI_VWC_CSC_WR | SPI_RA_BULKY_CU_FULL_CSN | TCC_EA_RDREQ_LEVEL_sum | TCC_EA_WRREQ_LEVEL_sum | TCC_EA_ATOMIC_LEVEL_sum | wave_size_7 | obj_7 | SQC_ICACHE_MISSES_DUPLICATE | SQC_DCACHE_INPUT_VALID_READYB | SQC_DCACHE_ATOMIC | SQC_DCACHE_REQ_READ_8 | SQC_DCACHE_REQ | SQC_DCACHE_HITS | SQC_DCACHE_MISSES | SQC_DCACHE_MISSES_DUPLICATE | wave_size_8 | obj_8 | TCC_ATOMIC[0] | TCC_CYCLE[0] | TCC_EA_ATOMIC[0] | TCC_EA_ATOMIC_LEVEL[0] | TCC_ATOMIC[1] | TCC_CYCLE[1] | TCC_EA_ATOMIC[1] | TCC_EA_ATOMIC_LEVEL[1] | TCC_ATOMIC[2] | TCC_CYCLE[2] | TCC_EA_ATOMIC[2] | TCC_EA_ATOMIC_LEVEL[2] | TCC_ATOMIC[3] | TCC_CYCLE[3] | TCC_EA_ATOMIC[3] | TCC_EA_ATOMIC_LEVEL[3] | TCC_ATOMIC[4] | TCC_CYCLE[4] | TCC_EA_ATOMIC[4] | TCC_EA_ATOMIC_LEVEL[4] | TCC_ATOMIC[5] | TCC_CYCLE[5] | TCC_EA_ATOMIC[5] | TCC_EA_ATOMIC_LEVEL[5] | TCC_ATOMIC[6] | TCC_CYCLE[6] | TCC_EA_ATOMIC[6] | TCC_EA_ATOMIC_LEVEL[6] | TCC_ATOMIC[7] | TCC_CYCLE[7] | TCC_EA_ATOMIC[7] | TCC_EA_ATOMIC_LEVEL[7] | TCC_ATOMIC[8] | TCC_CYCLE[8] | TCC_EA_ATOMIC[8] | TCC_EA_ATOMIC_LEVEL[8] | TCC_ATOMIC[9] | TCC_CYCLE[9] | TCC_EA_ATOMIC[9] | TCC_EA_ATOMIC_LEVEL[9] | TCC_ATOMIC[10] | TCC_CYCLE[10] | TCC_EA_ATOMIC[10] | TCC_EA_ATOMIC_LEVEL[10] | TCC_ATOMIC[11] | TCC_CYCLE[11] | TCC_EA_ATOMIC[11] | TCC_EA_ATOMIC_LEVEL[11] | TCC_ATOMIC[12] | TCC_CYCLE[12] | TCC_EA_ATOMIC[12] | TCC_EA_ATOMIC_LEVEL[12] | TCC_ATOMIC[13] | TCC_CYCLE[13] | TCC_EA_ATOMIC[13] | TCC_EA_ATOMIC_LEVEL[13] | TCC_ATOMIC[14] | TCC_CYCLE[14] | TCC_EA_ATOMIC[14] | TCC_EA_ATOMIC_LEVEL[14] | TCC_ATOMIC[15] | TCC_CYCLE[15] | TCC_EA_ATOMIC[15] | TCC_EA_ATOMIC_LEVEL[15] | TCC_ATOMIC[16] | TCC_CYCLE[16] | TCC_EA_ATOMIC[16] | TCC_EA_ATOMIC_LEVEL[16] | TCC_ATOMIC[17] | TCC_CYCLE[17] | TCC_EA_ATOMIC[17] | TCC_EA_ATOMIC_LEVEL[17] | TCC_ATOMIC[18] | TCC_CYCLE[18] | TCC_EA_ATOMIC[18] | TCC_EA_ATOMIC_LEVEL[18] | TCC_ATOMIC[19] | TCC_CYCLE[19] | TCC_EA_ATOMIC[19] | TCC_EA_ATOMIC_LEVEL[19] | TCC_ATOMIC[20] | TCC_CYCLE[20] | TCC_EA_ATOMIC[20] | TCC_EA_ATOMIC_LEVEL[20] | TCC_ATOMIC[21] | TCC_CYCLE[21] | TCC_EA_ATOMIC[21] | TCC_EA_ATOMIC_LEVEL[21] | TCC_ATOMIC[22] | TCC_CYCLE[22] | TCC_EA_ATOMIC[22] | TCC_EA_ATOMIC_LEVEL[22] | TCC_ATOMIC[23] | TCC_CYCLE[23] | TCC_EA_ATOMIC[23] | TCC_EA_ATOMIC_LEVEL[23] | TCC_ATOMIC[24] | TCC_CYCLE[24] | TCC_EA_ATOMIC[24] | TCC_EA_ATOMIC_LEVEL[24] | TCC_ATOMIC[25] | TCC_CYCLE[25] | TCC_EA_ATOMIC[25] | TCC_EA_ATOMIC_LEVEL[25] | TCC_ATOMIC[26] | TCC_CYCLE[26] | TCC_EA_ATOMIC[26] | TCC_EA_ATOMIC_LEVEL[26] | TCC_ATOMIC[27] | TCC_CYCLE[27] | TCC_EA_ATOMIC[27] | TCC_EA_ATOMIC_LEVEL[27] | TCC_ATOMIC[28] | TCC_CYCLE[28] | TCC_EA_ATOMIC[28] | TCC_EA_ATOMIC_LEVEL[28] | TCC_ATOMIC[29] | TCC_CYCLE[29] | TCC_EA_ATOMIC[29] | TCC_EA_ATOMIC_LEVEL[29] | TCC_ATOMIC[30] | TCC_CYCLE[30] | TCC_EA_ATOMIC[30] | TCC_EA_ATOMIC_LEVEL[30] | TCC_ATOMIC[31] | TCC_CYCLE[31] | TCC_EA_ATOMIC[31] | TCC_EA_ATOMIC_LEVEL[31] | wave_size_9 | obj_9 | TCC_HIT[0] | TCC_MISS[0] | TCC_READ[0] | TCC_REQ[0] | TCC_HIT[1] | TCC_MISS[1] | TCC_READ[1] | TCC_REQ[1] | TCC_HIT[2] | TCC_MISS[2] | TCC_READ[2] | TCC_REQ[2] | TCC_HIT[3] | TCC_MISS[3] | TCC_READ[3] | TCC_REQ[3] | TCC_HIT[4] | TCC_MISS[4] | TCC_READ[4] | TCC_REQ[4] | TCC_HIT[5] | TCC_MISS[5] | TCC_READ[5] | TCC_REQ[5] | TCC_HIT[6] | TCC_MISS[6] | TCC_READ[6] | TCC_REQ[6] | TCC_HIT[7] | TCC_MISS[7] | TCC_READ[7] | TCC_REQ[7] | TCC_HIT[8] | TCC_MISS[8] | TCC_READ[8] | TCC_REQ[8] | TCC_HIT[9] | TCC_MISS[9] | TCC_READ[9] | TCC_REQ[9] | TCC_HIT[10] | TCC_MISS[10] | TCC_READ[10] | TCC_REQ[10] | TCC_HIT[11] | TCC_MISS[11] | TCC_READ[11] | TCC_REQ[11] | TCC_HIT[12] | TCC_MISS[12] | TCC_READ[12] | TCC_REQ[12] | TCC_HIT[13] | TCC_MISS[13] | TCC_READ[13] | TCC_REQ[13] | TCC_HIT[14] | TCC_MISS[14] | TCC_READ[14] | TCC_REQ[14] | TCC_HIT[15] | TCC_MISS[15] | TCC_READ[15] | TCC_REQ[15] | TCC_HIT[16] | TCC_MISS[16] | TCC_READ[16] | TCC_REQ[16] | TCC_HIT[17] | TCC_MISS[17] | TCC_READ[17] | TCC_REQ[17] | TCC_HIT[18] | TCC_MISS[18] | TCC_READ[18] | TCC_REQ[18] | TCC_HIT[19] | TCC_MISS[19] | TCC_READ[19] | TCC_REQ[19] | TCC_HIT[20] | TCC_MISS[20] | TCC_READ[20] | TCC_REQ[20] | TCC_HIT[21] | TCC_MISS[21] | TCC_READ[21] | TCC_REQ[21] | TCC_HIT[22] | TCC_MISS[22] | TCC_READ[22] | TCC_REQ[22] | TCC_HIT[23] | TCC_MISS[23] | TCC_READ[23] | TCC_REQ[23] | TCC_HIT[24] | TCC_MISS[24] | TCC_READ[24] | TCC_REQ[24] | TCC_HIT[25] | TCC_MISS[25] | TCC_READ[25] | TCC_REQ[25] | TCC_HIT[26] | TCC_MISS[26] | TCC_READ[26] | TCC_REQ[26] | TCC_HIT[27] | TCC_MISS[27] | TCC_READ[27] | TCC_REQ[27] | TCC_HIT[28] | TCC_MISS[28] | TCC_READ[28] | TCC_REQ[28] | TCC_HIT[29] | TCC_MISS[29] | TCC_READ[29] | TCC_REQ[29] | TCC_HIT[30] | TCC_MISS[30] | TCC_READ[30] | TCC_REQ[30] | TCC_HIT[31] | TCC_MISS[31] | TCC_READ[31] | TCC_REQ[31] | wave_size_10 | obj_10 | SQ_CYCLES | SQ_BUSY_CYCLES | SQ_WAVES | SQ_INSTS_VALU_CVT | SQ_INSTS_VMEM_WR | SQ_INSTS_VMEM_RD | SQ_INSTS_VMEM | SQ_INSTS_SALU | GRBM_COUNT | GRBM_GUI_ACTIVE | TCP_GATE_EN1_sum | TCP_GATE_EN2_sum | TCP_TD_TCP_STALL_CYCLES_sum | TCP_TCR_TCP_STALL_CYCLES_sum | TA_TA_BUSY_sum | TA_BUFFER_WAVEFRONTS_sum | TD_TD_BUSY_sum | TD_TC_STALL_sum | SPI_CSN_WINDOW_VALID | SPI_CSN_BUSY | CPC_CPC_STAT_BUSY | CPC_CPC_STAT_IDLE | CPF_CPF_STAT_BUSY | CPF_CPF_STAT_STALL | TCC_CYCLE_sum | TCC_BUSY_sum | TCC_PROBE_sum | TCC_PROBE_ALL_sum | wave_size_11 | obj_11 | TCC_EA_RDREQ_IO_CREDIT_STALL[0] | TCC_EA_RDREQ_LEVEL[0] | TCC_EA_WRREQ[0] | TCC_EA_WRREQ_64B[0] | TCC_EA_RDREQ_IO_CREDIT_STALL[1] | TCC_EA_RDREQ_LEVEL[1] | TCC_EA_WRREQ[1] | TCC_EA_WRREQ_64B[1] | TCC_EA_RDREQ_IO_CREDIT_STALL[2] | TCC_EA_RDREQ_LEVEL[2] | TCC_EA_WRREQ[2] | TCC_EA_WRREQ_64B[2] | TCC_EA_RDREQ_IO_CREDIT_STALL[3] | TCC_EA_RDREQ_LEVEL[3] | TCC_EA_WRREQ[3] | TCC_EA_WRREQ_64B[3] | TCC_EA_RDREQ_IO_CREDIT_STALL[4] | TCC_EA_RDREQ_LEVEL[4] | TCC_EA_WRREQ[4] | TCC_EA_WRREQ_64B[4] | TCC_EA_RDREQ_IO_CREDIT_STALL[5] | TCC_EA_RDREQ_LEVEL[5] | TCC_EA_WRREQ[5] | TCC_EA_WRREQ_64B[5] | TCC_EA_RDREQ_IO_CREDIT_STALL[6] | TCC_EA_RDREQ_LEVEL[6] | TCC_EA_WRREQ[6] | TCC_EA_WRREQ_64B[6] | TCC_EA_RDREQ_IO_CREDIT_STALL[7] | TCC_EA_RDREQ_LEVEL[7] | TCC_EA_WRREQ[7] | TCC_EA_WRREQ_64B[7] | TCC_EA_RDREQ_IO_CREDIT_STALL[8] | TCC_EA_RDREQ_LEVEL[8] | TCC_EA_WRREQ[8] | TCC_EA_WRREQ_64B[8] | TCC_EA_RDREQ_IO_CREDIT_STALL[9] | TCC_EA_RDREQ_LEVEL[9] | TCC_EA_WRREQ[9] | TCC_EA_WRREQ_64B[9] | TCC_EA_RDREQ_IO_CREDIT_STALL[10] | TCC_EA_RDREQ_LEVEL[10] | TCC_EA_WRREQ[10] | TCC_EA_WRREQ_64B[10] | TCC_EA_RDREQ_IO_CREDIT_STALL[11] | TCC_EA_RDREQ_LEVEL[11] | TCC_EA_WRREQ[11] | TCC_EA_WRREQ_64B[11] | TCC_EA_RDREQ_IO_CREDIT_STALL[12] | TCC_EA_RDREQ_LEVEL[12] | TCC_EA_WRREQ[12] | TCC_EA_WRREQ_64B[12] | TCC_EA_RDREQ_IO_CREDIT_STALL[13] | TCC_EA_RDREQ_LEVEL[13] | TCC_EA_WRREQ[13] | TCC_EA_WRREQ_64B[13] | TCC_EA_RDREQ_IO_CREDIT_STALL[14] | TCC_EA_RDREQ_LEVEL[14] | TCC_EA_WRREQ[14] | TCC_EA_WRREQ_64B[14] | TCC_EA_RDREQ_IO_CREDIT_STALL[15] | TCC_EA_RDREQ_LEVEL[15] | TCC_EA_WRREQ[15] | TCC_EA_WRREQ_64B[15] | TCC_EA_RDREQ_IO_CREDIT_STALL[16] | TCC_EA_RDREQ_LEVEL[16] | TCC_EA_WRREQ[16] | TCC_EA_WRREQ_64B[16] | TCC_EA_RDREQ_IO_CREDIT_STALL[17] | TCC_EA_RDREQ_LEVEL[17] | TCC_EA_WRREQ[17] | TCC_EA_WRREQ_64B[17] | TCC_EA_RDREQ_IO_CREDIT_STALL[18] | TCC_EA_RDREQ_LEVEL[18] | TCC_EA_WRREQ[18] | TCC_EA_WRREQ_64B[18] | TCC_EA_RDREQ_IO_CREDIT_STALL[19] | TCC_EA_RDREQ_LEVEL[19] | TCC_EA_WRREQ[19] | TCC_EA_WRREQ_64B[19] | TCC_EA_RDREQ_IO_CREDIT_STALL[20] | TCC_EA_RDREQ_LEVEL[20] | TCC_EA_WRREQ[20] | TCC_EA_WRREQ_64B[20] | TCC_EA_RDREQ_IO_CREDIT_STALL[21] | TCC_EA_RDREQ_LEVEL[21] | TCC_EA_WRREQ[21] | TCC_EA_WRREQ_64B[21] | TCC_EA_RDREQ_IO_CREDIT_STALL[22] | TCC_EA_RDREQ_LEVEL[22] | TCC_EA_WRREQ[22] | TCC_EA_WRREQ_64B[22] | TCC_EA_RDREQ_IO_CREDIT_STALL[23] | TCC_EA_RDREQ_LEVEL[23] | TCC_EA_WRREQ[23] | TCC_EA_WRREQ_64B[23] | TCC_EA_RDREQ_IO_CREDIT_STALL[24] | TCC_EA_RDREQ_LEVEL[24] | TCC_EA_WRREQ[24] | TCC_EA_WRREQ_64B[24] | TCC_EA_RDREQ_IO_CREDIT_STALL[25] | TCC_EA_RDREQ_LEVEL[25] | TCC_EA_WRREQ[25] | TCC_EA_WRREQ_64B[25] | TCC_EA_RDREQ_IO_CREDIT_STALL[26] | TCC_EA_RDREQ_LEVEL[26] | TCC_EA_WRREQ[26] | TCC_EA_WRREQ_64B[26] | TCC_EA_RDREQ_IO_CREDIT_STALL[27] | TCC_EA_RDREQ_LEVEL[27] | TCC_EA_WRREQ[27] | TCC_EA_WRREQ_64B[27] | TCC_EA_RDREQ_IO_CREDIT_STALL[28] | TCC_EA_RDREQ_LEVEL[28] | TCC_EA_WRREQ[28] | TCC_EA_WRREQ_64B[28] | TCC_EA_RDREQ_IO_CREDIT_STALL[29] | TCC_EA_RDREQ_LEVEL[29] | TCC_EA_WRREQ[29] | TCC_EA_WRREQ_64B[29] | TCC_EA_RDREQ_IO_CREDIT_STALL[30] | TCC_EA_RDREQ_LEVEL[30] | TCC_EA_WRREQ[30] | TCC_EA_WRREQ_64B[30] | TCC_EA_RDREQ_IO_CREDIT_STALL[31] | TCC_EA_RDREQ_LEVEL[31] | TCC_EA_WRREQ[31] | TCC_EA_WRREQ_64B[31] | wave_size_12 | obj_12 | SQC_TC_DATA_WRITE_REQ | SQC_TC_DATA_ATOMIC_REQ | SQC_TC_STALL | SQC_TC_REQ | SQC_DCACHE_REQ_READ_16 | SQC_ICACHE_REQ | SQC_ICACHE_HITS | SQC_ICACHE_MISSES | wave_size_13 | obj_13 | TCC_RW_REQ[0] | TCC_TOO_MANY_EA_WRREQS_STALL[0] | TCC_WRITE[0] | TCC_RW_REQ[1] | TCC_TOO_MANY_EA_WRREQS_STALL[1] | TCC_WRITE[1] | TCC_RW_REQ[2] | TCC_TOO_MANY_EA_WRREQS_STALL[2] | TCC_WRITE[2] | TCC_RW_REQ[3] | TCC_TOO_MANY_EA_WRREQS_STALL[3] | TCC_WRITE[3] | TCC_RW_REQ[4] | TCC_TOO_MANY_EA_WRREQS_STALL[4] | TCC_WRITE[4] | TCC_RW_REQ[5] | TCC_TOO_MANY_EA_WRREQS_STALL[5] | TCC_WRITE[5] | TCC_RW_REQ[6] | TCC_TOO_MANY_EA_WRREQS_STALL[6] | TCC_WRITE[6] | TCC_RW_REQ[7] | TCC_TOO_MANY_EA_WRREQS_STALL[7] | TCC_WRITE[7] | TCC_RW_REQ[8] | TCC_TOO_MANY_EA_WRREQS_STALL[8] | TCC_WRITE[8] | TCC_RW_REQ[9] | TCC_TOO_MANY_EA_WRREQS_STALL[9] | TCC_WRITE[9] | TCC_RW_REQ[10] | TCC_TOO_MANY_EA_WRREQS_STALL[10] | TCC_WRITE[10] | TCC_RW_REQ[11] | TCC_TOO_MANY_EA_WRREQS_STALL[11] | TCC_WRITE[11] | TCC_RW_REQ[12] | TCC_TOO_MANY_EA_WRREQS_STALL[12] | TCC_WRITE[12] | TCC_RW_REQ[13] | TCC_TOO_MANY_EA_WRREQS_STALL[13] | TCC_WRITE[13] | TCC_RW_REQ[14] | TCC_TOO_MANY_EA_WRREQS_STALL[14] | TCC_WRITE[14] | TCC_RW_REQ[15] | TCC_TOO_MANY_EA_WRREQS_STALL[15] | TCC_WRITE[15] | TCC_RW_REQ[16] | TCC_TOO_MANY_EA_WRREQS_STALL[16] | TCC_WRITE[16] | TCC_RW_REQ[17] | TCC_TOO_MANY_EA_WRREQS_STALL[17] | TCC_WRITE[17] | TCC_RW_REQ[18] | TCC_TOO_MANY_EA_WRREQS_STALL[18] | TCC_WRITE[18] | TCC_RW_REQ[19] | TCC_TOO_MANY_EA_WRREQS_STALL[19] | TCC_WRITE[19] | TCC_RW_REQ[20] | TCC_TOO_MANY_EA_WRREQS_STALL[20] | TCC_WRITE[20] | TCC_RW_REQ[21] | TCC_TOO_MANY_EA_WRREQS_STALL[21] | TCC_WRITE[21] | TCC_RW_REQ[22] | TCC_TOO_MANY_EA_WRREQS_STALL[22] | TCC_WRITE[22] | TCC_RW_REQ[23] | TCC_TOO_MANY_EA_WRREQS_STALL[23] | TCC_WRITE[23] | TCC_RW_REQ[24] | TCC_TOO_MANY_EA_WRREQS_STALL[24] | TCC_WRITE[24] | TCC_RW_REQ[25] | TCC_TOO_MANY_EA_WRREQS_STALL[25] | TCC_WRITE[25] | TCC_RW_REQ[26] | TCC_TOO_MANY_EA_WRREQS_STALL[26] | TCC_WRITE[26] | TCC_RW_REQ[27] | TCC_TOO_MANY_EA_WRREQS_STALL[27] | TCC_WRITE[27] | TCC_RW_REQ[28] | TCC_TOO_MANY_EA_WRREQS_STALL[28] | TCC_WRITE[28] | TCC_RW_REQ[29] | TCC_TOO_MANY_EA_WRREQS_STALL[29] | TCC_WRITE[29] | TCC_RW_REQ[30] | TCC_TOO_MANY_EA_WRREQS_STALL[30] | TCC_WRITE[30] | TCC_RW_REQ[31] | TCC_TOO_MANY_EA_WRREQS_STALL[31] | TCC_WRITE[31] | wave_size_14 | obj_14 | SQ_INSTS_FLAT_LDS_ONLY | SQ_INSTS_VALU_MFMA_MOPS_I8 | SQ_INSTS_VALU_MFMA_MOPS_F16 | SQ_INSTS_VALU_MFMA_MOPS_BF16 | SQ_INSTS_VALU_MFMA_MOPS_F32 | SQ_INSTS_VALU_MFMA_MOPS_F64 | SQC_TC_INST_REQ | SQC_TC_DATA_READ_REQ | TCP_TCC_RW_READ_REQ_sum | TCP_TCC_RW_WRITE_REQ_sum | TCP_TCC_RW_ATOMIC_REQ_sum | TCP_PENDING_STALL_CYCLES_sum | wave_size_15 | obj_15 | SQ_INSTS_VALU_INT64 | SQ_INSTS_SMEM | SQ_INSTS_FLAT | SQ_INSTS_LDS | SQ_INSTS_GDS | SQ_INSTS_EXP_GDS | SQ_INSTS_BRANCH | SQ_INSTS_SENDMSG | TCP_TOTAL_ATOMIC_WITH_RET_sum | TCP_TOTAL_ATOMIC_WITHOUT_RET_sum | TCP_TOTAL_WRITEBACK_INVALIDATES_sum | TCP_TOTAL_CACHE_ACCESSES_sum | TA_BUFFER_COALESCED_READ_CYCLES_sum | TA_BUFFER_COALESCED_WRITE_CYCLES_sum | TD_COALESCABLE_WAVEFRONT_sum | SPI_RA_RES_STALL_CSN | SPI_RA_TMP_STALL_CSN | CPC_CPC_UTCL2IU_BUSY | CPC_CPC_UTCL2IU_IDLE | CPF_CMP_UTCL1_STALL_ON_TRANSLATION | TCC_READ_sum | TCC_WRITE_sum | TCC_ATOMIC_sum | TCC_WRITEBACK_sum | wave_size_16 | obj_16 | SQ_WAVES_LT_32 | SQ_WAVES_LT_16 | SQ_ITEMS | SQ_LDS_MEM_VIOLATIONS | SQ_LDS_ATOMIC_RETURN | SQ_LDS_IDX_ACTIVE | SQ_WAVES_RESTORED | SQ_WAVES_SAVED | TCP_TCC_NC_WRITE_REQ_sum | TCP_TCC_NC_ATOMIC_REQ_sum | TCP_TCC_UC_READ_REQ_sum | TCP_TCC_UC_WRITE_REQ_sum | TA_FLAT_WRITE_WAVEFRONTS_sum | TA_FLAT_ATOMIC_WAVEFRONTS_sum | SPI_RA_WVLIM_STALL_CSN | SPI_SWC_CSC_WR | TCC_NORMAL_EVICT_sum | TCC_ALL_TC_OP_INV_EVICT_sum | TCC_TOO_MANY_EA_WRREQS_STALL_sum | TCC_EA_ATOMIC_sum | wave_size_17 | obj_17 | SQC_DCACHE_REQ_READ_1 | SQC_DCACHE_REQ_READ_2 | SQC_DCACHE_REQ_READ_4 | wave_size_18 | obj_18 | SQ_WAVE_CYCLES | SQ_WAIT_ANY | SQ_WAIT_INST_ANY | SQ_ACTIVE_INST_ANY | SQ_BUSY_CU_CYCLES | SQ_ACTIVE_INST_VMEM | SQ_ACTIVE_INST_LDS | SQ_ACTIVE_INST_VALU | TCP_UTCL1_TRANSLATION_MISS_sum | TCP_UTCL1_TRANSLATION_HIT_sum | TCP_UTCL1_PERMISSION_MISS_sum | TCP_UTCL1_REQUEST_sum | TA_ADDR_STALLED_BY_TC_CYCLES_sum | TA_TOTAL_WAVEFRONTS_sum | SPI_RA_WAVE_SIMD_FULL_CSN | SPI_RA_VGPR_SIMD_FULL_CSN | CPC_CPC_UTCL2IU_STALL | CPC_ME1_BUSY_FOR_PACKET_DECODE | TCC_EA_WRREQ_sum | TCC_EA_WRREQ_64B_sum | TCC_EA_WR_UNCACHED_32B_sum | TCC_EA_WRREQ_DRAM_sum | Start_Timestamp | End_Timestamp |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 2 | 0 | vecCopy(double*, double*, double*, int, int) [clone .kd] | 2 | 1048576 | 256 | 0 | 0 | 8 | 0 | 16 | 64 | 0x7f068cd38ec0 | 114688 | 0 | 32768 | 32768 | 16384 | 16384 | 65536 | 49152 | 29241516.0 | 91908828.0 | 39871868.0 | 131072.0 | 0.0 | 284244.0 | 0 | 0 | 15650 | 1140.0 | 131083.0 | 0.0 | 14.0 | 64 | 0x7f9ff3dd8ec0 | 0 | 393216 | 163840 | 0 | 0 | 0 | 0 | 0 | 18419 | 0.0 | 0.0 | 0.0 | 32768.0 | 0.0 | 0.0 | 410.0 | 32768.0 | 4096 | 16384 | 352 | 28231 | 1902 | 0 | 56.0 | 6.0 | 0.0 | 204089.0 | 64 | 0x7f212a390ec0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 2 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 402 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4097 | 0 | 0 | 0 | 4097 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4099 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4097 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4097 | 0 | 0 | 0 | 64 | 0x7f3f7beb0ec0 | 10485760 | 65536 | 0 | 0 | 0 | 16384 | 0 | 0 | 131072.0 | 0.0 | 0.0 | 0.0 | 32768.0 | 16384.0 | 0 | 0 | 131081.0 | 34559.0 | 46248.0 | 19288.0 | 64 | 0x7f61283c0ec0 | 0 | 0 | 0 | 1059362 | 0 | 0 | 0 | 1149208 | 0 | 0 | 0 | 1075506 | 0 | 0 | 0 | 1170751 | 0 | 0 | 0 | 1035359 | 0 | 0 | 0 | 1209839 | 0 | 0 | 0 | 1132550 | 0 | 0 | 0 | 1193694 | 0 | 0 | 0 | 1075828 | 0 | 0 | 0 | 1030146 | 0 | 0 | 0 | 1052989 | 0 | 0 | 0 | 1110683 | 0 | 0 | 0 | 1124050 | 0 | 0 | 0 | 1048495 | 0 | 0 | 0 | 1094370 | 0 | 0 | 0 | 1137701 | 0 | 0 | 0 | 1106635 | 34 | 0 | 0 | 1266109 | 0 | 0 | 0 | 1106331 | 10 | 0 | 0 | 1345424 | 0 | 0 | 0 | 1027778 | 0 | 0 | 0 | 1169670 | 0 | 0 | 0 | 1080402 | 0 | 0 | 0 | 1179357 | 0 | 0 | 0 | 1059978 | 0 | 0 | 0 | 1127264 | 0 | 0 | 0 | 1068488 | 0 | 0 | 0 | 1198174 | 0 | 0 | 0 | 1012208 | 0 | 0 | 0 | 1061385 | 0 | 0 | 0 | 1057826 | 0 | 0 | 0 | 1158275 | 64 | 0x7fecc49e4ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 114688 | 2097152.0 | 2097152.0 | 1048576.0 | 1048576.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 12802 | 18941 | 7500 | 545 | 0 | 26354 | 203998.0 | 0.0 | 72918.0 | 131080.0 | 64 | 0x7f14d7a0cec0 | 131072 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384 | 0 | 39028246.0 | 34197991.0 | 0.0 | 64 | 0x7f643173cec0 | 1224 | 120583 | 0 | 0 | 65536 | 63800 | 56 | 1680 | 64 | 0x7f99479b0ec0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 0 | 27889 | 0 | 0 | 64 | 0x7f39768d0ec0 | 2242 | 4096 | 2242 | 6338 | 2323 | 4096 | 2323 | 6419 | 2226 | 4096 | 2226 | 6322 | 2310 | 4096 | 2310 | 6406 | 2258 | 4096 | 2258 | 6354 | 2283 | 4096 | 2283 | 6379 | 2237 | 4100 | 2241 | 6337 | 2293 | 4096 | 2293 | 6389 | 2293 | 4096 | 2293 | 6389 | 2244 | 4096 | 2244 | 6340 | 2323 | 4096 | 2323 | 6419 | 2222 | 4096 | 2222 | 6318 | 2312 | 4096 | 2312 | 6408 | 2261 | 4096 | 2261 | 6357 | 2340 | 4098 | 2342 | 6438 | 2235 | 4096 | 2235 | 6331 | 2258 | 4096 | 2258 | 6354 | 2260 | 4096 | 2260 | 6356 | 2242 | 4096 | 2242 | 6338 | 2326 | 4096 | 2326 | 6422 | 2267 | 4096 | 2267 | 6363 | 2251 | 4096 | 2251 | 6347 | 2275 | 4097 | 2276 | 6372 | 2461 | 4098 | 2463 | 6559 | 2300 | 4096 | 2300 | 6396 | 2260 | 4096 | 2260 | 6356 | 2264 | 4096 | 2264 | 6360 | 2241 | 4096 | 2241 | 6337 | 2330 | 4096 | 2330 | 6426 | 2268 | 4096 | 2268 | 6364 | 2254 | 4096 | 2254 | 6350 | 2277 | 4096 | 2277 | 6373 | 64 | 0x7f50abb68ec0 | 228008 | 127423 | 16384 | 0 | 16384 | 16384 | 32768 | 49152 | 28500 | 28500 | 1935198.0 | 1360916.0 | 3707.0 | 161395.0 | 1049292.0 | 0.0 | 1353356.0 | 1056360.0 | 226297 | 135566 | 28500 | 0 | 28500 | 0 | 912000.0 | 492102.0 | 0.0 | 0.0 | 64 | 0x7fe7f9954ec0 | 0 | 1044356 | 4096 | 4096 | 0 | 1056787 | 4096 | 4096 | 0 | 1048696 | 4096 | 4096 | 0 | 1294506 | 4096 | 4096 | 0 | 1095755 | 4096 | 4096 | 0 | 1485101 | 4096 | 4096 | 0 | 1000004 | 4096 | 4096 | 0 | 1508544 | 4096 | 4096 | 0 | 1444514 | 4096 | 4096 | 0 | 1222295 | 4096 | 4096 | 0 | 1260290 | 4096 | 4096 | 0 | 1220333 | 4096 | 4096 | 0 | 964204 | 4096 | 4096 | 0 | 1233765 | 4096 | 4096 | 0 | 1294592 | 4096 | 4096 | 0 | 1159325 | 4096 | 4096 | 0 | 1450740 | 4096 | 4096 | 0 | 1125038 | 4096 | 4096 | 0 | 1032018 | 4096 | 4096 | 0 | 1143152 | 4096 | 4096 | 0 | 1352346 | 4096 | 4096 | 0 | 1063951 | 4096 | 4096 | 0 | 1014228 | 4096 | 4096 | 0 | 1313861 | 4096 | 4096 | 0 | 1367138 | 4096 | 4096 | 0 | 1520194 | 4096 | 4096 | 0 | 1072386 | 4096 | 4096 | 0 | 994398 | 4096 | 4096 | 0 | 966613 | 4096 | 4096 | 0 | 1207999 | 4096 | 4096 | 0 | 961721 | 4096 | 4096 | 0 | 1155934 | 4096 | 4096 | 64 | 0x7f9aa9a34ec0 | 0 | 0 | 0 | 224 | 0 | 65536 | 64163 | 56 | 64 | 0x7f3b79768ec0 | 6349 | 0 | 4096 | 6426 | 0 | 4096 | 6385 | 0 | 4096 | 6382 | 0 | 4096 | 6370 | 0 | 4096 | 6391 | 0 | 4096 | 6385 | 0 | 4096 | 6348 | 0 | 4096 | 6352 | 0 | 4096 | 6349 | 0 | 4096 | 6428 | 0 | 4096 | 6387 | 0 | 4096 | 6380 | 0 | 4096 | 6375 | 0 | 4096 | 6391 | 0 | 4096 | 6384 | 0 | 4096 | 6350 | 0 | 4096 | 6409 | 0 | 4096 | 6386 | 0 | 4096 | 6380 | 0 | 4096 | 6367 | 0 | 4096 | 6391 | 0 | 4096 | 6361 | 0 | 4096 | 6559 | 0 | 4096 | 6393 | 0 | 4096 | 6351 | 0 | 4096 | 6413 | 0 | 4096 | 6386 | 0 | 4096 | 6381 | 0 | 4096 | 6368 | 0 | 4096 | 6394 | 0 | 4096 | 6364 | 0 | 4096 | 64 | 0x7fdeaf890ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 168 | 56 | 131072.0 | 131072.0 | 0.0 | 950492.0 | 64 | 0x7ff3f3a4cec0 | 0 | 65536 | 32768 | 0 | 0 | 0 | 16384 | 16384 | 0.0 | 0.0 | 0.0 | 524288.0 | 0.0 | 0.0 | 0.0 | 10397 | 0 | 815 | 26913 | 0 | 73492.0 | 131072.0 | 0.0 | 65568.0 | 64 | 0x7ffab4118ec0 | 0 | 0 | 1048576 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 0.0 | 0 | 32768 | 65551.0 | 0.0 | 0.0 | 0.0 | 64 | 0x7fd3cd578ec0 | 32768 | 32768 | 0 | 64 | 0x7f9875900ec0 | 10368194 | 9428960 | 595170 | 344064 | 1586177 | 0 | 0 | 163840 | 832.0 | 515136.0 | 0.0 | 524288.0 | 272290.0 | 32768.0 | 424821 | 0 | 0 | 10691 | 131072.0 | 131072.0 | 0.0 | 131072.0 | 1414445656659785 | 1414445656680105 |
| 3 | 1 | vecCopy(double*, double*, double*, int, int) [clone .kd] | 2 | 1048576 | 256 | 0 | 0 | 8 | 0 | 16 | 64 | 0x7f068cd38ec0 | 114688 | 0 | 32768 | 32768 | 16384 | 16384 | 65536 | 49152 | 57296939.0 | 194714927.0 | 43784062.0 | 131072.0 | 0.0 | 608117.0 | 0 | 0 | 24725 | 9737.0 | 131083.0 | 0.0 | 20.0 | 64 | 0x7f9ff3dd8ec0 | 0 | 393216 | 163840 | 0 | 0 | 0 | 0 | 0 | 29281 | 0.0 | 0.0 | 0.0 | 32768.0 | 0.0 | 0.0 | 245.0 | 32768.0 | 4096 | 16384 | 302 | 40398 | 2074 | 0 | 56.0 | 9.0 | 0.0 | 200292.0 | 64 | 0x7f212a390ec0 | 4096 | 0 | 1072 | 0 | 4097 | 0 | 480 | 0 | 4096 | 0 | 296 | 0 | 4096 | 0 | 335 | 0 | 4096 | 0 | 143 | 0 | 4096 | 0 | 369 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 1161 | 0 | 4096 | 0 | 127 | 0 | 4096 | 0 | 1369 | 0 | 4096 | 0 | 0 | 0 | 4098 | 0 | 0 | 0 | 4096 | 0 | 275 | 0 | 4096 | 0 | 210 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 256 | 0 | 4097 | 0 | 211 | 0 | 4097 | 0 | 161 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 245 | 0 | 4096 | 0 | 48 | 0 | 4096 | 0 | 573 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 165 | 0 | 4097 | 0 | 0 | 0 | 4096 | 0 | 184 | 0 | 4096 | 0 | 226 | 0 | 4097 | 0 | 0 | 0 | 4096 | 0 | 23 | 0 | 4097 | 0 | 125 | 0 | 64 | 0x7f3f7beb0ec0 | 10485760 | 65536 | 0 | 0 | 0 | 16384 | 0 | 0 | 131072.0 | 0.0 | 0.0 | 0.0 | 32768.0 | 16384.0 | 0 | 0 | 131085.0 | 113064.0 | 45571.0 | 0.0 | 64 | 0x7f61283c0ec0 | 0 | 0 | 0 | 1783305 | 58 | 0 | 0 | 1948013 | 0 | 0 | 0 | 1780051 | 0 | 0 | 0 | 1573404 | 0 | 0 | 0 | 1869282 | 37 | 0 | 0 | 1940292 | 0 | 0 | 0 | 1490918 | 80 | 0 | 0 | 2067967 | 78 | 0 | 0 | 2091072 | 0 | 0 | 0 | 1661372 | 0 | 0 | 0 | 1884465 | 0 | 0 | 0 | 1537638 | 0 | 0 | 0 | 1678337 | 117 | 0 | 0 | 2020497 | 0 | 0 | 0 | 1516074 | 1478 | 0 | 0 | 2712144 | 0 | 0 | 0 | 1554534 | 32 | 0 | 0 | 1817434 | 0 | 0 | 0 | 1698579 | 220 | 0 | 0 | 2200911 | 0 | 0 | 0 | 1570440 | 181 | 0 | 0 | 2096067 | 0 | 0 | 0 | 1404607 | 0 | 0 | 0 | 1795719 | 0 | 0 | 0 | 1712146 | 0 | 0 | 0 | 1542939 | 0 | 0 | 0 | 1829694 | 129 | 0 | 0 | 1700779 | 278 | 0 | 0 | 2063763 | 0 | 0 | 0 | 1623904 | 0 | 0 | 0 | 1670248 | 0 | 0 | 0 | 1543267 | 64 | 0x7fecc49e4ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 114688 | 2097152.0 | 2097152.0 | 1048576.0 | 1048576.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 31373 | 27009 | 9599 | 2450 | 0 | 39652 | 200843.0 | 0.0 | 69761.0 | 131082.0 | 64 | 0x7f14d7a0cec0 | 131072 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384 | 0 | 121988781.0 | 60774740.0 | 0.0 | 64 | 0x7f643173cec0 | 0 | 183326 | 0 | 0 | 65536 | 63800 | 56 | 1680 | 64 | 0x7f99479b0ec0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 0 | 42375 | 0 | 0 | 64 | 0x7f39768d0ec0 | 2177 | 4096 | 2177 | 6273 | 2165 | 4097 | 2166 | 6262 | 2146 | 4096 | 2146 | 6242 | 2137 | 4096 | 2137 | 6233 | 2155 | 4096 | 2155 | 6251 | 2157 | 4096 | 2157 | 6253 | 2166 | 4100 | 2170 | 6266 | 2167 | 4096 | 2167 | 6263 | 2172 | 4096 | 2172 | 6268 | 2174 | 4096 | 2174 | 6270 | 2171 | 4096 | 2171 | 6267 | 2146 | 4096 | 2146 | 6242 | 2138 | 4096 | 2138 | 6234 | 2152 | 4096 | 2152 | 6248 | 2214 | 4098 | 2216 | 6312 | 2167 | 4096 | 2167 | 6263 | 2160 | 4096 | 2160 | 6256 | 2152 | 4096 | 2152 | 6248 | 2204 | 4097 | 2205 | 6301 | 2177 | 4096 | 2177 | 6273 | 2151 | 4096 | 2151 | 6247 | 2156 | 4098 | 2158 | 6254 | 2183 | 4097 | 2184 | 6280 | 2193 | 4096 | 2193 | 6289 | 2193 | 4096 | 2193 | 6289 | 2169 | 4096 | 2169 | 6265 | 2154 | 4096 | 2154 | 6250 | 2200 | 4096 | 2200 | 6296 | 2183 | 4096 | 2183 | 6279 | 2156 | 4096 | 2156 | 6252 | 2154 | 4096 | 2154 | 6250 | 2182 | 4096 | 2182 | 6278 | 64 | 0x7f50abb68ec0 | 328160 | 219475 | 16384 | 0 | 16384 | 16384 | 32768 | 49152 | 41019 | 41019 | 3128773.0 | 2456676.0 | 4592.0 | 349139.0 | 1758562.0 | 0.0 | 2444640.0 | 2135440.0 | 328152 | 228445 | 41019 | 0 | 41019 | 0 | 1312608.0 | 776141.0 | 0.0 | 0.0 | 64 | 0x7fe7f9954ec0 | 0 | 4362816 | 2846 | 2846 | 0 | 3267809 | 2880 | 2880 | 0 | 3178397 | 2852 | 2852 | 0 | 4704152 | 2852 | 2852 | 0 | 4088841 | 2866 | 2866 | 0 | 4408054 | 2832 | 2832 | 0 | 3816595 | 2872 | 2872 | 0 | 4264516 | 2816 | 2816 | 0 | 3683243 | 2816 | 2816 | 0 | 4209198 | 2844 | 2844 | 0 | 3335891 | 2880 | 2880 | 0 | 3598909 | 2852 | 2852 | 0 | 2990983 | 2856 | 2856 | 0 | 4443509 | 2876 | 2876 | 0 | 3425950 | 2832 | 2832 | 0 | 3627575 | 2872 | 2872 | 0 | 4077582 | 2836 | 2836 | 0 | 4432008 | 2852 | 2852 | 0 | 3540133 | 2860 | 2860 | 0 | 4478275 | 2828 | 2828 | 0 | 3629016 | 2856 | 2856 | 0 | 3742249 | 2872 | 2872 | 0 | 3613240 | 2806 | 2806 | 0 | 4434787 | 2820 | 2820 | 0 | 3990615 | 2820 | 2820 | 0 | 3611539 | 2832 | 2832 | 0 | 3015612 | 2852 | 2852 | 0 | 3609389 | 2860 | 2860 | 0 | 3201195 | 2828 | 2828 | 0 | 3163706 | 2862 | 2862 | 0 | 3663650 | 2872 | 2872 | 0 | 3300297 | 2808 | 2808 | 64 | 0x7f9aa9a34ec0 | 0 | 0 | 0 | 56 | 0 | 65536 | 65536 | 0 | 64 | 0x7f3b79768ec0 | 6230 | 0 | 4096 | 6249 | 0 | 4096 | 6278 | 0 | 4096 | 6279 | 0 | 4096 | 6231 | 0 | 4096 | 6254 | 0 | 4096 | 6260 | 0 | 4096 | 6243 | 0 | 4096 | 6248 | 0 | 4096 | 6226 | 0 | 4096 | 6247 | 0 | 4096 | 6280 | 0 | 4096 | 6279 | 0 | 4096 | 6233 | 0 | 4096 | 6254 | 0 | 4096 | 6258 | 0 | 4096 | 6264 | 0 | 4096 | 6233 | 0 | 4096 | 6260 | 0 | 4096 | 6259 | 0 | 4096 | 6265 | 0 | 4096 | 6288 | 0 | 4096 | 6253 | 0 | 4096 | 6259 | 0 | 4096 | 6259 | 0 | 4096 | 6264 | 0 | 4096 | 6236 | 0 | 4096 | 6256 | 0 | 4096 | 6265 | 0 | 4096 | 6260 | 0 | 4096 | 6291 | 0 | 4096 | 6256 | 0 | 4096 | 64 | 0x7fdeaf890ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 56 | 131072.0 | 131072.0 | 0.0 | 2034495.0 | 64 | 0x7ff3f3a4cec0 | 0 | 65536 | 32768 | 0 | 0 | 0 | 16384 | 16384 | 0.0 | 0.0 | 0.0 | 524288.0 | 0.0 | 0.0 | 0.0 | 16858 | 0 | 819 | 36564 | 0 | 69104.0 | 131072.0 | 0.0 | 45541.0 | 64 | 0x7ffab4118ec0 | 0 | 0 | 1048576 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 0.0 | 0 | 32768 | 65552.0 | 0.0 | 0.0 | 0.0 | 64 | 0x7fd3cd578ec0 | 32768 | 32768 | 0 | 64 | 0x7f9875900ec0 | 17570515 | 16965690 | 260761 | 344064 | 2524933 | 0 | 0 | 163840 | 0.0 | 524288.0 | 0.0 | 524288.0 | 494890.0 | 32768.0 | 768389 | 0 | 0 | 10991 | 90726.0 | 90726.0 | 0.0 | 90726.0 | 1414445656699625 | 1414445656715145 |
| 4 | 2 | vecCopy(double*, double*, double*, int, int) [clone .kd] | 2 | 1048576 | 256 | 0 | 0 | 8 | 0 | 16 | 64 | 0x7f068cd38ec0 | 114688 | 0 | 32768 | 32768 | 16384 | 16384 | 65536 | 49152 | 56756142.0 | 198507461.0 | 47046883.0 | 131072.0 | 0.0 | 529208.0 | 0 | 0 | 25050 | 21280.0 | 131083.0 | 0.0 | 20.0 | 64 | 0x7f9ff3dd8ec0 | 0 | 393216 | 163840 | 0 | 0 | 0 | 0 | 0 | 29613 | 0.0 | 0.0 | 0.0 | 32768.0 | 0.0 | 0.0 | 227.0 | 32768.0 | 4096 | 16384 | 302 | 40679 | 2061 | 0 | 56.0 | 10.0 | 0.0 | 200460.0 | 64 | 0x7f212a390ec0 | 4096 | 0 | 1127 | 0 | 4097 | 0 | 104 | 0 | 4096 | 0 | 408 | 0 | 4096 | 0 | 1869 | 0 | 4096 | 0 | 498 | 0 | 4096 | 0 | 315 | 0 | 4096 | 0 | 226 | 0 | 4096 | 0 | 297 | 0 | 4096 | 0 | 97 | 0 | 4096 | 0 | 374 | 0 | 4096 | 0 | 1547 | 0 | 4098 | 0 | 15 | 0 | 4096 | 0 | 490 | 0 | 4096 | 0 | 760 | 0 | 4096 | 0 | 458 | 0 | 4096 | 0 | 42 | 0 | 4096 | 0 | 75 | 0 | 4096 | 0 | 1621 | 0 | 4097 | 0 | 870 | 0 | 4097 | 0 | 157 | 0 | 4096 | 0 | 11 | 0 | 4096 | 0 | 438 | 0 | 4096 | 0 | 814 | 0 | 4096 | 0 | 699 | 0 | 4096 | 0 | 85 | 0 | 4096 | 0 | 1083 | 0 | 4097 | 0 | 178 | 0 | 4096 | 0 | 227 | 0 | 4096 | 0 | 95 | 0 | 4097 | 0 | 236 | 0 | 4096 | 0 | 228 | 0 | 4097 | 0 | 1092 | 0 | 64 | 0x7f3f7beb0ec0 | 10485760 | 65536 | 0 | 0 | 0 | 16384 | 0 | 0 | 131072.0 | 0.0 | 0.0 | 0.0 | 32768.0 | 16384.0 | 0 | 0 | 131082.0 | 97968.0 | 45412.0 | 0.0 | 64 | 0x7f61283c0ec0 | 0 | 0 | 0 | 1455721 | 0 | 0 | 0 | 1876213 | 11 | 0 | 0 | 2055236 | 10 | 0 | 0 | 2192454 | 0 | 0 | 0 | 1736617 | 1579 | 0 | 0 | 2371798 | 0 | 0 | 0 | 1637225 | 149 | 0 | 0 | 2082933 | 0 | 0 | 0 | 1988082 | 114 | 0 | 0 | 1772278 | 14 | 0 | 0 | 1820368 | 0 | 0 | 0 | 1641053 | 0 | 0 | 0 | 1932596 | 0 | 0 | 0 | 1676361 | 0 | 0 | 0 | 1696710 | 482 | 0 | 0 | 1851604 | 0 | 0 | 0 | 1619200 | 0 | 0 | 0 | 2003862 | 0 | 0 | 0 | 1935784 | 0 | 0 | 0 | 1846541 | 0 | 0 | 0 | 1855686 | 0 | 0 | 0 | 1888651 | 0 | 0 | 0 | 1973624 | 127 | 0 | 0 | 2041758 | 0 | 0 | 0 | 1743498 | 0 | 0 | 0 | 1534667 | 0 | 0 | 0 | 1647111 | 74 | 0 | 0 | 2056868 | 0 | 0 | 0 | 1950211 | 0 | 0 | 0 | 1626405 | 211 | 0 | 0 | 2038450 | 0 | 0 | 0 | 1515685 | 64 | 0x7fecc49e4ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 114688 | 2097152.0 | 2097152.0 | 1048576.0 | 1048576.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 30581 | 26995 | 9581 | 3087 | 0 | 39466 | 200729.0 | 0.0 | 69647.0 | 131082.0 | 64 | 0x7f14d7a0cec0 | 131072 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384 | 0 | 113060632.0 | 58084497.0 | 0.0 | 64 | 0x7f643173cec0 | 0 | 183182 | 0 | 0 | 65536 | 63800 | 56 | 1680 | 64 | 0x7f99479b0ec0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 0 | 40977 | 0 | 0 | 64 | 0x7f39768d0ec0 | 2160 | 4096 | 2160 | 6256 | 2168 | 4097 | 2169 | 6265 | 2145 | 4096 | 2145 | 6241 | 2164 | 4096 | 2164 | 6260 | 2176 | 4096 | 2176 | 6272 | 2199 | 4096 | 2199 | 6295 | 2140 | 4099 | 2143 | 6239 | 2157 | 4096 | 2157 | 6253 | 2156 | 4096 | 2156 | 6252 | 2166 | 4096 | 2166 | 6262 | 2171 | 4096 | 2171 | 6267 | 2143 | 4096 | 2143 | 6239 | 2166 | 4096 | 2166 | 6262 | 2174 | 4096 | 2174 | 6270 | 2259 | 4098 | 2261 | 6357 | 2145 | 4096 | 2145 | 6241 | 2145 | 4096 | 2145 | 6241 | 2156 | 4096 | 2156 | 6252 | 2152 | 4097 | 2153 | 6249 | 2154 | 4096 | 2154 | 6250 | 2164 | 4096 | 2164 | 6260 | 2166 | 4098 | 2168 | 6264 | 2166 | 4097 | 2167 | 6263 | 2190 | 4096 | 2190 | 6286 | 2190 | 4096 | 2190 | 6286 | 2148 | 4096 | 2148 | 6244 | 2157 | 4096 | 2157 | 6253 | 2153 | 4096 | 2153 | 6249 | 2160 | 4096 | 2160 | 6256 | 2165 | 4096 | 2165 | 6261 | 2166 | 4096 | 2166 | 6262 | 2166 | 4096 | 2166 | 6262 | 64 | 0x7f50abb68ec0 | 331280 | 222058 | 16384 | 0 | 16384 | 16384 | 32768 | 49152 | 41409 | 41409 | 3163743.0 | 2467375.0 | 4599.0 | 377805.0 | 1734510.0 | 0.0 | 2455281.0 | 2147305.0 | 331272 | 231435 | 41409 | 0 | 41409 | 0 | 1325088.0 | 786459.0 | 0.0 | 0.0 | 64 | 0x7fe7f9954ec0 | 0 | 2743955 | 2860 | 2860 | 0 | 3209205 | 2888 | 2888 | 0 | 3008075 | 2832 | 2832 | 0 | 3421305 | 2852 | 2852 | 0 | 3510943 | 2890 | 2890 | 0 | 3522228 | 2866 | 2866 | 0 | 3313749 | 2864 | 2864 | 0 | 3471419 | 2788 | 2788 | 0 | 3167013 | 2788 | 2788 | 0 | 3184786 | 2860 | 2860 | 0 | 4907420 | 2880 | 2880 | 0 | 2709892 | 2832 | 2832 | 0 | 2463451 | 2848 | 2848 | 0 | 2902637 | 2900 | 2900 | 0 | 5617416 | 2864 | 2864 | 0 | 3052071 | 2860 | 2860 | 0 | 3460680 | 2828 | 2828 | 0 | 3181911 | 2828 | 2828 | 0 | 3262740 | 2876 | 2876 | 0 | 3055179 | 2892 | 2892 | 0 | 3079981 | 2840 | 2840 | 0 | 3646352 | 2864 | 2864 | 0 | 3519755 | 2814 | 2814 | 0 | 3679483 | 2852 | 2852 | 0 | 3248924 | 2852 | 2852 | 0 | 2907076 | 2824 | 2824 | 0 | 3146460 | 2824 | 2824 | 0 | 3400202 | 2876 | 2876 | 0 | 3091041 | 2892 | 2892 | 0 | 2962177 | 2840 | 2840 | 0 | 3076460 | 2864 | 2864 | 0 | 3279208 | 2816 | 2816 | 64 | 0x7f9aa9a34ec0 | 0 | 0 | 0 | 56 | 0 | 65536 | 65536 | 0 | 64 | 0x7f3b79768ec0 | 6282 | 0 | 4096 | 6280 | 0 | 4096 | 6308 | 0 | 4096 | 6305 | 0 | 4096 | 6263 | 0 | 4096 | 6288 | 0 | 4096 | 6247 | 0 | 4096 | 6274 | 0 | 4096 | 6274 | 0 | 4096 | 6284 | 0 | 4096 | 6277 | 0 | 4096 | 6308 | 0 | 4096 | 6306 | 0 | 4096 | 6271 | 0 | 4096 | 6289 | 0 | 4096 | 6251 | 0 | 4096 | 6260 | 0 | 4096 | 6281 | 0 | 4096 | 6278 | 0 | 4096 | 6298 | 0 | 4096 | 6282 | 0 | 4096 | 6302 | 0 | 4096 | 6280 | 0 | 4096 | 6277 | 0 | 4096 | 6282 | 0 | 4096 | 6259 | 0 | 4096 | 6282 | 0 | 4096 | 6278 | 0 | 4096 | 6299 | 0 | 4096 | 6290 | 0 | 4096 | 6302 | 0 | 4096 | 6279 | 0 | 4096 | 64 | 0x7fdeaf890ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 56 | 131072.0 | 131072.0 | 0.0 | 2005571.0 | 64 | 0x7ff3f3a4cec0 | 0 | 65536 | 32768 | 0 | 0 | 0 | 16384 | 16384 | 0.0 | 0.0 | 0.0 | 524288.0 | 0.0 | 0.0 | 0.0 | 20973 | 0 | 2663 | 39483 | 0 | 70247.0 | 131072.0 | 0.0 | 45633.0 | 64 | 0x7ffab4118ec0 | 0 | 0 | 1048576 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 0.0 | 0 | 32768 | 65552.0 | 0.0 | 0.0 | 0.0 | 64 | 0x7fd3cd578ec0 | 32768 | 32768 | 0 | 64 | 0x7f9875900ec0 | 18861648 | 17880123 | 637461 | 344064 | 2745838 | 0 | 0 | 163840 | 832.0 | 515150.0 | 0.0 | 524288.0 | 561645.0 | 32768.0 | 905482 | 0 | 0 | 13467 | 91112.0 | 91112.0 | 0.0 | 91112.0 | 1414445656774345 | 1414445656790665 |