JoseSantosAMD
2d1f73ad11
* updating workloads Signed-off-by: Jose Santos <josantos@amd.com> * updating workloads Signed-off-by: Jose Santos <josantos@amd.com> * Adding generate workloads script Signed-off-by: Jose Santos <josantos@amd.com> * Changing output workloads dir in shell script Signed-off-by: Jose Santos <josantos@amd.com> --------- Signed-off-by: Jose Santos <josantos@amd.com>
34 KiB
34 KiB
| 1 | Dispatch_ID | Kernel_Name | GPU_ID | Grid_Size | Workgroup_Size | LDS_Per_Workgroup | Scratch_Per_Workitem | Arch_VGPR | Accum_VGPR | SGPR | wave_size | obj | SQ_INSTS_SMEM_NORM | SQ_INSTS_MFMA | SQ_INSTS_VALU_MFMA_I8 | SQ_INSTS_VALU_MFMA_F16 | SQ_INSTS_VALU_MFMA_BF16 | SQ_INSTS_VALU_MFMA_F32 | SQ_INSTS_VALU_MFMA_F64 | SQ_VALU_MFMA_BUSY_CYCLES | TCP_TCC_UC_ATOMIC_REQ_sum | TCP_TCC_CC_READ_REQ_sum | TCP_TCC_CC_WRITE_REQ_sum | TCP_TCC_CC_ATOMIC_REQ_sum | SPI_VWC_CSC_WR | SPI_RA_BULKY_CU_FULL_CSN | TCC_EA_RDREQ_LEVEL_sum | TCC_EA_WRREQ_LEVEL_sum | TCC_EA_ATOMIC_LEVEL_sum | wave_size_1 | obj_1 | SQ_ACTIVE_INST_SCA | SQ_ACTIVE_INST_EXP_GDS | SQ_ACTIVE_INST_MISC | SQ_ACTIVE_INST_FLAT | SQ_INST_CYCLES_VMEM_WR | SQ_INST_CYCLES_VMEM_RD | SQ_INST_CYCLES_SMEM | SQ_INST_CYCLES_SALU | TCP_TCP_LATENCY_sum | TCP_TCC_READ_REQ_LATENCY_sum | TCP_TCC_WRITE_REQ_LATENCY_sum | TCP_TCC_READ_REQ_sum | TA_ADDR_STALLED_BY_TD_CYCLES_sum | TA_DATA_STALLED_BY_TC_CYCLES_sum | SPI_RA_SGPR_SIMD_FULL_CSN | SPI_RA_LDS_CU_FULL_CSN | CPC_ME1_DC0_SPI_BUSY | TCC_EA_WRREQ_STALL_sum | TCC_EA_RDREQ_sum | TCC_EA_RDREQ_32B_sum | TCC_EA_RD_UNCACHED_32B_sum | wave_size_2 | obj_2 | SQC_TC_DATA_WRITE_REQ | SQC_TC_DATA_ATOMIC_REQ | SQC_TC_STALL | SQC_TC_REQ | SQC_DCACHE_REQ_READ_16 | SQC_ICACHE_REQ | SQC_ICACHE_HITS | SQC_ICACHE_MISSES | wave_size_3 | obj_3 | SQC_DCACHE_REQ_READ_1 | SQC_DCACHE_REQ_READ_2 | SQC_DCACHE_REQ_READ_4 | wave_size_4 | obj_4 | SQC_ICACHE_MISSES_DUPLICATE | SQC_DCACHE_INPUT_VALID_READYB | SQC_DCACHE_ATOMIC | SQC_DCACHE_REQ_READ_8 | SQC_DCACHE_REQ | SQC_DCACHE_HITS | SQC_DCACHE_MISSES | SQC_DCACHE_MISSES_DUPLICATE | wave_size_5 | obj_5 | TCC_EA_RDREQ_IO_CREDIT_STALL[0] | TCC_EA_RDREQ_LEVEL[0] | TCC_EA_WRREQ[0] | TCC_EA_WRREQ_64B[0] | TCC_EA_RDREQ_IO_CREDIT_STALL[1] | TCC_EA_RDREQ_LEVEL[1] | TCC_EA_WRREQ[1] | TCC_EA_WRREQ_64B[1] | TCC_EA_RDREQ_IO_CREDIT_STALL[2] | TCC_EA_RDREQ_LEVEL[2] | TCC_EA_WRREQ[2] | TCC_EA_WRREQ_64B[2] | TCC_EA_RDREQ_IO_CREDIT_STALL[3] | TCC_EA_RDREQ_LEVEL[3] | TCC_EA_WRREQ[3] | TCC_EA_WRREQ_64B[3] | TCC_EA_RDREQ_IO_CREDIT_STALL[4] | TCC_EA_RDREQ_LEVEL[4] | TCC_EA_WRREQ[4] | TCC_EA_WRREQ_64B[4] | TCC_EA_RDREQ_IO_CREDIT_STALL[5] | TCC_EA_RDREQ_LEVEL[5] | TCC_EA_WRREQ[5] | TCC_EA_WRREQ_64B[5] | TCC_EA_RDREQ_IO_CREDIT_STALL[6] | TCC_EA_RDREQ_LEVEL[6] | TCC_EA_WRREQ[6] | TCC_EA_WRREQ_64B[6] | TCC_EA_RDREQ_IO_CREDIT_STALL[7] | TCC_EA_RDREQ_LEVEL[7] | TCC_EA_WRREQ[7] | TCC_EA_WRREQ_64B[7] | TCC_EA_RDREQ_IO_CREDIT_STALL[8] | TCC_EA_RDREQ_LEVEL[8] | TCC_EA_WRREQ[8] | TCC_EA_WRREQ_64B[8] | TCC_EA_RDREQ_IO_CREDIT_STALL[9] | TCC_EA_RDREQ_LEVEL[9] | TCC_EA_WRREQ[9] | TCC_EA_WRREQ_64B[9] | TCC_EA_RDREQ_IO_CREDIT_STALL[10] | TCC_EA_RDREQ_LEVEL[10] | TCC_EA_WRREQ[10] | TCC_EA_WRREQ_64B[10] | TCC_EA_RDREQ_IO_CREDIT_STALL[11] | TCC_EA_RDREQ_LEVEL[11] | TCC_EA_WRREQ[11] | TCC_EA_WRREQ_64B[11] | TCC_EA_RDREQ_IO_CREDIT_STALL[12] | TCC_EA_RDREQ_LEVEL[12] | TCC_EA_WRREQ[12] | TCC_EA_WRREQ_64B[12] | TCC_EA_RDREQ_IO_CREDIT_STALL[13] | TCC_EA_RDREQ_LEVEL[13] | TCC_EA_WRREQ[13] | TCC_EA_WRREQ_64B[13] | TCC_EA_RDREQ_IO_CREDIT_STALL[14] | TCC_EA_RDREQ_LEVEL[14] | TCC_EA_WRREQ[14] | TCC_EA_WRREQ_64B[14] | TCC_EA_RDREQ_IO_CREDIT_STALL[15] | TCC_EA_RDREQ_LEVEL[15] | TCC_EA_WRREQ[15] | TCC_EA_WRREQ_64B[15] | TCC_EA_RDREQ_IO_CREDIT_STALL[16] | TCC_EA_RDREQ_LEVEL[16] | TCC_EA_WRREQ[16] | TCC_EA_WRREQ_64B[16] | TCC_EA_RDREQ_IO_CREDIT_STALL[17] | TCC_EA_RDREQ_LEVEL[17] | TCC_EA_WRREQ[17] | TCC_EA_WRREQ_64B[17] | TCC_EA_RDREQ_IO_CREDIT_STALL[18] | TCC_EA_RDREQ_LEVEL[18] | TCC_EA_WRREQ[18] | TCC_EA_WRREQ_64B[18] | TCC_EA_RDREQ_IO_CREDIT_STALL[19] | TCC_EA_RDREQ_LEVEL[19] | TCC_EA_WRREQ[19] | TCC_EA_WRREQ_64B[19] | TCC_EA_RDREQ_IO_CREDIT_STALL[20] | TCC_EA_RDREQ_LEVEL[20] | TCC_EA_WRREQ[20] | TCC_EA_WRREQ_64B[20] | TCC_EA_RDREQ_IO_CREDIT_STALL[21] | TCC_EA_RDREQ_LEVEL[21] | TCC_EA_WRREQ[21] | TCC_EA_WRREQ_64B[21] | TCC_EA_RDREQ_IO_CREDIT_STALL[22] | TCC_EA_RDREQ_LEVEL[22] | TCC_EA_WRREQ[22] | TCC_EA_WRREQ_64B[22] | TCC_EA_RDREQ_IO_CREDIT_STALL[23] | TCC_EA_RDREQ_LEVEL[23] | TCC_EA_WRREQ[23] | TCC_EA_WRREQ_64B[23] | TCC_EA_RDREQ_IO_CREDIT_STALL[24] | TCC_EA_RDREQ_LEVEL[24] | TCC_EA_WRREQ[24] | TCC_EA_WRREQ_64B[24] | TCC_EA_RDREQ_IO_CREDIT_STALL[25] | TCC_EA_RDREQ_LEVEL[25] | TCC_EA_WRREQ[25] | TCC_EA_WRREQ_64B[25] | TCC_EA_RDREQ_IO_CREDIT_STALL[26] | TCC_EA_RDREQ_LEVEL[26] | TCC_EA_WRREQ[26] | TCC_EA_WRREQ_64B[26] | TCC_EA_RDREQ_IO_CREDIT_STALL[27] | TCC_EA_RDREQ_LEVEL[27] | TCC_EA_WRREQ[27] | TCC_EA_WRREQ_64B[27] | TCC_EA_RDREQ_IO_CREDIT_STALL[28] | TCC_EA_RDREQ_LEVEL[28] | TCC_EA_WRREQ[28] | TCC_EA_WRREQ_64B[28] | TCC_EA_RDREQ_IO_CREDIT_STALL[29] | TCC_EA_RDREQ_LEVEL[29] | TCC_EA_WRREQ[29] | TCC_EA_WRREQ_64B[29] | TCC_EA_RDREQ_IO_CREDIT_STALL[30] | TCC_EA_RDREQ_LEVEL[30] | TCC_EA_WRREQ[30] | TCC_EA_WRREQ_64B[30] | TCC_EA_RDREQ_IO_CREDIT_STALL[31] | TCC_EA_RDREQ_LEVEL[31] | TCC_EA_WRREQ[31] | TCC_EA_WRREQ_64B[31] | wave_size_6 | obj_6 | TCC_EA_WRREQ_DRAM_CREDIT_STALL[0] | TCC_EA_WRREQ_GMI_CREDIT_STALL[0] | TCC_EA_WRREQ_IO_CREDIT_STALL[0] | TCC_EA_WRREQ_LEVEL[0] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[1] | TCC_EA_WRREQ_GMI_CREDIT_STALL[1] | TCC_EA_WRREQ_IO_CREDIT_STALL[1] | TCC_EA_WRREQ_LEVEL[1] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[2] | TCC_EA_WRREQ_GMI_CREDIT_STALL[2] | TCC_EA_WRREQ_IO_CREDIT_STALL[2] | TCC_EA_WRREQ_LEVEL[2] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[3] | TCC_EA_WRREQ_GMI_CREDIT_STALL[3] | TCC_EA_WRREQ_IO_CREDIT_STALL[3] | TCC_EA_WRREQ_LEVEL[3] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[4] | TCC_EA_WRREQ_GMI_CREDIT_STALL[4] | TCC_EA_WRREQ_IO_CREDIT_STALL[4] | TCC_EA_WRREQ_LEVEL[4] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[5] | TCC_EA_WRREQ_GMI_CREDIT_STALL[5] | TCC_EA_WRREQ_IO_CREDIT_STALL[5] | TCC_EA_WRREQ_LEVEL[5] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[6] | TCC_EA_WRREQ_GMI_CREDIT_STALL[6] | TCC_EA_WRREQ_IO_CREDIT_STALL[6] | TCC_EA_WRREQ_LEVEL[6] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[7] | TCC_EA_WRREQ_GMI_CREDIT_STALL[7] | TCC_EA_WRREQ_IO_CREDIT_STALL[7] | TCC_EA_WRREQ_LEVEL[7] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[8] | TCC_EA_WRREQ_GMI_CREDIT_STALL[8] | TCC_EA_WRREQ_IO_CREDIT_STALL[8] | TCC_EA_WRREQ_LEVEL[8] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[9] | TCC_EA_WRREQ_GMI_CREDIT_STALL[9] | TCC_EA_WRREQ_IO_CREDIT_STALL[9] | TCC_EA_WRREQ_LEVEL[9] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[10] | TCC_EA_WRREQ_GMI_CREDIT_STALL[10] | TCC_EA_WRREQ_IO_CREDIT_STALL[10] | TCC_EA_WRREQ_LEVEL[10] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[11] | TCC_EA_WRREQ_GMI_CREDIT_STALL[11] | TCC_EA_WRREQ_IO_CREDIT_STALL[11] | TCC_EA_WRREQ_LEVEL[11] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[12] | TCC_EA_WRREQ_GMI_CREDIT_STALL[12] | TCC_EA_WRREQ_IO_CREDIT_STALL[12] | TCC_EA_WRREQ_LEVEL[12] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[13] | TCC_EA_WRREQ_GMI_CREDIT_STALL[13] | TCC_EA_WRREQ_IO_CREDIT_STALL[13] | TCC_EA_WRREQ_LEVEL[13] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[14] | TCC_EA_WRREQ_GMI_CREDIT_STALL[14] | TCC_EA_WRREQ_IO_CREDIT_STALL[14] | TCC_EA_WRREQ_LEVEL[14] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[15] | TCC_EA_WRREQ_GMI_CREDIT_STALL[15] | TCC_EA_WRREQ_IO_CREDIT_STALL[15] | TCC_EA_WRREQ_LEVEL[15] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[16] | TCC_EA_WRREQ_GMI_CREDIT_STALL[16] | TCC_EA_WRREQ_IO_CREDIT_STALL[16] | TCC_EA_WRREQ_LEVEL[16] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[17] | TCC_EA_WRREQ_GMI_CREDIT_STALL[17] | TCC_EA_WRREQ_IO_CREDIT_STALL[17] | TCC_EA_WRREQ_LEVEL[17] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[18] | TCC_EA_WRREQ_GMI_CREDIT_STALL[18] | TCC_EA_WRREQ_IO_CREDIT_STALL[18] | TCC_EA_WRREQ_LEVEL[18] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[19] | TCC_EA_WRREQ_GMI_CREDIT_STALL[19] | TCC_EA_WRREQ_IO_CREDIT_STALL[19] | TCC_EA_WRREQ_LEVEL[19] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[20] | TCC_EA_WRREQ_GMI_CREDIT_STALL[20] | TCC_EA_WRREQ_IO_CREDIT_STALL[20] | TCC_EA_WRREQ_LEVEL[20] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[21] | TCC_EA_WRREQ_GMI_CREDIT_STALL[21] | TCC_EA_WRREQ_IO_CREDIT_STALL[21] | TCC_EA_WRREQ_LEVEL[21] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[22] | TCC_EA_WRREQ_GMI_CREDIT_STALL[22] | TCC_EA_WRREQ_IO_CREDIT_STALL[22] | TCC_EA_WRREQ_LEVEL[22] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[23] | TCC_EA_WRREQ_GMI_CREDIT_STALL[23] | TCC_EA_WRREQ_IO_CREDIT_STALL[23] | TCC_EA_WRREQ_LEVEL[23] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[24] | TCC_EA_WRREQ_GMI_CREDIT_STALL[24] | TCC_EA_WRREQ_IO_CREDIT_STALL[24] | TCC_EA_WRREQ_LEVEL[24] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[25] | TCC_EA_WRREQ_GMI_CREDIT_STALL[25] | TCC_EA_WRREQ_IO_CREDIT_STALL[25] | TCC_EA_WRREQ_LEVEL[25] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[26] | TCC_EA_WRREQ_GMI_CREDIT_STALL[26] | TCC_EA_WRREQ_IO_CREDIT_STALL[26] | TCC_EA_WRREQ_LEVEL[26] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[27] | TCC_EA_WRREQ_GMI_CREDIT_STALL[27] | TCC_EA_WRREQ_IO_CREDIT_STALL[27] | TCC_EA_WRREQ_LEVEL[27] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[28] | TCC_EA_WRREQ_GMI_CREDIT_STALL[28] | TCC_EA_WRREQ_IO_CREDIT_STALL[28] | TCC_EA_WRREQ_LEVEL[28] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[29] | TCC_EA_WRREQ_GMI_CREDIT_STALL[29] | TCC_EA_WRREQ_IO_CREDIT_STALL[29] | TCC_EA_WRREQ_LEVEL[29] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[30] | TCC_EA_WRREQ_GMI_CREDIT_STALL[30] | TCC_EA_WRREQ_IO_CREDIT_STALL[30] | TCC_EA_WRREQ_LEVEL[30] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[31] | TCC_EA_WRREQ_GMI_CREDIT_STALL[31] | TCC_EA_WRREQ_IO_CREDIT_STALL[31] | TCC_EA_WRREQ_LEVEL[31] | wave_size_7 | obj_7 | TCC_ATOMIC[0] | TCC_CYCLE[0] | TCC_EA_ATOMIC[0] | TCC_EA_ATOMIC_LEVEL[0] | TCC_ATOMIC[1] | TCC_CYCLE[1] | TCC_EA_ATOMIC[1] | TCC_EA_ATOMIC_LEVEL[1] | TCC_ATOMIC[2] | TCC_CYCLE[2] | TCC_EA_ATOMIC[2] | TCC_EA_ATOMIC_LEVEL[2] | TCC_ATOMIC[3] | TCC_CYCLE[3] | TCC_EA_ATOMIC[3] | TCC_EA_ATOMIC_LEVEL[3] | TCC_ATOMIC[4] | TCC_CYCLE[4] | TCC_EA_ATOMIC[4] | TCC_EA_ATOMIC_LEVEL[4] | TCC_ATOMIC[5] | TCC_CYCLE[5] | TCC_EA_ATOMIC[5] | TCC_EA_ATOMIC_LEVEL[5] | TCC_ATOMIC[6] | TCC_CYCLE[6] | TCC_EA_ATOMIC[6] | TCC_EA_ATOMIC_LEVEL[6] | TCC_ATOMIC[7] | TCC_CYCLE[7] | TCC_EA_ATOMIC[7] | TCC_EA_ATOMIC_LEVEL[7] | TCC_ATOMIC[8] | TCC_CYCLE[8] | TCC_EA_ATOMIC[8] | TCC_EA_ATOMIC_LEVEL[8] | TCC_ATOMIC[9] | TCC_CYCLE[9] | TCC_EA_ATOMIC[9] | TCC_EA_ATOMIC_LEVEL[9] | TCC_ATOMIC[10] | TCC_CYCLE[10] | TCC_EA_ATOMIC[10] | TCC_EA_ATOMIC_LEVEL[10] | TCC_ATOMIC[11] | TCC_CYCLE[11] | TCC_EA_ATOMIC[11] | TCC_EA_ATOMIC_LEVEL[11] | TCC_ATOMIC[12] | TCC_CYCLE[12] | TCC_EA_ATOMIC[12] | TCC_EA_ATOMIC_LEVEL[12] | TCC_ATOMIC[13] | TCC_CYCLE[13] | TCC_EA_ATOMIC[13] | TCC_EA_ATOMIC_LEVEL[13] | TCC_ATOMIC[14] | TCC_CYCLE[14] | TCC_EA_ATOMIC[14] | TCC_EA_ATOMIC_LEVEL[14] | TCC_ATOMIC[15] | TCC_CYCLE[15] | TCC_EA_ATOMIC[15] | TCC_EA_ATOMIC_LEVEL[15] | TCC_ATOMIC[16] | TCC_CYCLE[16] | TCC_EA_ATOMIC[16] | TCC_EA_ATOMIC_LEVEL[16] | TCC_ATOMIC[17] | TCC_CYCLE[17] | TCC_EA_ATOMIC[17] | TCC_EA_ATOMIC_LEVEL[17] | TCC_ATOMIC[18] | TCC_CYCLE[18] | TCC_EA_ATOMIC[18] | TCC_EA_ATOMIC_LEVEL[18] | TCC_ATOMIC[19] | TCC_CYCLE[19] | TCC_EA_ATOMIC[19] | TCC_EA_ATOMIC_LEVEL[19] | TCC_ATOMIC[20] | TCC_CYCLE[20] | TCC_EA_ATOMIC[20] | TCC_EA_ATOMIC_LEVEL[20] | TCC_ATOMIC[21] | TCC_CYCLE[21] | TCC_EA_ATOMIC[21] | TCC_EA_ATOMIC_LEVEL[21] | TCC_ATOMIC[22] | TCC_CYCLE[22] | TCC_EA_ATOMIC[22] | TCC_EA_ATOMIC_LEVEL[22] | TCC_ATOMIC[23] | TCC_CYCLE[23] | TCC_EA_ATOMIC[23] | TCC_EA_ATOMIC_LEVEL[23] | TCC_ATOMIC[24] | TCC_CYCLE[24] | TCC_EA_ATOMIC[24] | TCC_EA_ATOMIC_LEVEL[24] | TCC_ATOMIC[25] | TCC_CYCLE[25] | TCC_EA_ATOMIC[25] | TCC_EA_ATOMIC_LEVEL[25] | TCC_ATOMIC[26] | TCC_CYCLE[26] | TCC_EA_ATOMIC[26] | TCC_EA_ATOMIC_LEVEL[26] | TCC_ATOMIC[27] | TCC_CYCLE[27] | TCC_EA_ATOMIC[27] | TCC_EA_ATOMIC_LEVEL[27] | TCC_ATOMIC[28] | TCC_CYCLE[28] | TCC_EA_ATOMIC[28] | TCC_EA_ATOMIC_LEVEL[28] | TCC_ATOMIC[29] | TCC_CYCLE[29] | TCC_EA_ATOMIC[29] | TCC_EA_ATOMIC_LEVEL[29] | TCC_ATOMIC[30] | TCC_CYCLE[30] | TCC_EA_ATOMIC[30] | TCC_EA_ATOMIC_LEVEL[30] | TCC_ATOMIC[31] | TCC_CYCLE[31] | TCC_EA_ATOMIC[31] | TCC_EA_ATOMIC_LEVEL[31] | wave_size_8 | obj_8 | TCC_EA_RDREQ[0] | TCC_EA_RDREQ_32B[0] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[0] | TCC_EA_RDREQ_GMI_CREDIT_STALL[0] | TCC_EA_RDREQ[1] | TCC_EA_RDREQ_32B[1] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[1] | TCC_EA_RDREQ_GMI_CREDIT_STALL[1] | TCC_EA_RDREQ[2] | TCC_EA_RDREQ_32B[2] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[2] | TCC_EA_RDREQ_GMI_CREDIT_STALL[2] | TCC_EA_RDREQ[3] | TCC_EA_RDREQ_32B[3] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[3] | TCC_EA_RDREQ_GMI_CREDIT_STALL[3] | TCC_EA_RDREQ[4] | TCC_EA_RDREQ_32B[4] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[4] | TCC_EA_RDREQ_GMI_CREDIT_STALL[4] | TCC_EA_RDREQ[5] | TCC_EA_RDREQ_32B[5] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[5] | TCC_EA_RDREQ_GMI_CREDIT_STALL[5] | TCC_EA_RDREQ[6] | TCC_EA_RDREQ_32B[6] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[6] | TCC_EA_RDREQ_GMI_CREDIT_STALL[6] | TCC_EA_RDREQ[7] | TCC_EA_RDREQ_32B[7] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[7] | TCC_EA_RDREQ_GMI_CREDIT_STALL[7] | TCC_EA_RDREQ[8] | TCC_EA_RDREQ_32B[8] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[8] | TCC_EA_RDREQ_GMI_CREDIT_STALL[8] | TCC_EA_RDREQ[9] | TCC_EA_RDREQ_32B[9] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[9] | TCC_EA_RDREQ_GMI_CREDIT_STALL[9] | TCC_EA_RDREQ[10] | TCC_EA_RDREQ_32B[10] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[10] | TCC_EA_RDREQ_GMI_CREDIT_STALL[10] | TCC_EA_RDREQ[11] | TCC_EA_RDREQ_32B[11] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[11] | TCC_EA_RDREQ_GMI_CREDIT_STALL[11] | TCC_EA_RDREQ[12] | TCC_EA_RDREQ_32B[12] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[12] | TCC_EA_RDREQ_GMI_CREDIT_STALL[12] | TCC_EA_RDREQ[13] | TCC_EA_RDREQ_32B[13] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[13] | TCC_EA_RDREQ_GMI_CREDIT_STALL[13] | TCC_EA_RDREQ[14] | TCC_EA_RDREQ_32B[14] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[14] | TCC_EA_RDREQ_GMI_CREDIT_STALL[14] | TCC_EA_RDREQ[15] | TCC_EA_RDREQ_32B[15] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[15] | TCC_EA_RDREQ_GMI_CREDIT_STALL[15] | TCC_EA_RDREQ[16] | TCC_EA_RDREQ_32B[16] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[16] | TCC_EA_RDREQ_GMI_CREDIT_STALL[16] | TCC_EA_RDREQ[17] | TCC_EA_RDREQ_32B[17] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[17] | TCC_EA_RDREQ_GMI_CREDIT_STALL[17] | TCC_EA_RDREQ[18] | TCC_EA_RDREQ_32B[18] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[18] | TCC_EA_RDREQ_GMI_CREDIT_STALL[18] | TCC_EA_RDREQ[19] | TCC_EA_RDREQ_32B[19] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[19] | TCC_EA_RDREQ_GMI_CREDIT_STALL[19] | TCC_EA_RDREQ[20] | TCC_EA_RDREQ_32B[20] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[20] | TCC_EA_RDREQ_GMI_CREDIT_STALL[20] | TCC_EA_RDREQ[21] | TCC_EA_RDREQ_32B[21] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[21] | TCC_EA_RDREQ_GMI_CREDIT_STALL[21] | TCC_EA_RDREQ[22] | TCC_EA_RDREQ_32B[22] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[22] | TCC_EA_RDREQ_GMI_CREDIT_STALL[22] | TCC_EA_RDREQ[23] | TCC_EA_RDREQ_32B[23] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[23] | TCC_EA_RDREQ_GMI_CREDIT_STALL[23] | TCC_EA_RDREQ[24] | TCC_EA_RDREQ_32B[24] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[24] | TCC_EA_RDREQ_GMI_CREDIT_STALL[24] | TCC_EA_RDREQ[25] | TCC_EA_RDREQ_32B[25] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[25] | TCC_EA_RDREQ_GMI_CREDIT_STALL[25] | TCC_EA_RDREQ[26] | TCC_EA_RDREQ_32B[26] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[26] | TCC_EA_RDREQ_GMI_CREDIT_STALL[26] | TCC_EA_RDREQ[27] | TCC_EA_RDREQ_32B[27] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[27] | TCC_EA_RDREQ_GMI_CREDIT_STALL[27] | TCC_EA_RDREQ[28] | TCC_EA_RDREQ_32B[28] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[28] | TCC_EA_RDREQ_GMI_CREDIT_STALL[28] | TCC_EA_RDREQ[29] | TCC_EA_RDREQ_32B[29] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[29] | TCC_EA_RDREQ_GMI_CREDIT_STALL[29] | TCC_EA_RDREQ[30] | TCC_EA_RDREQ_32B[30] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[30] | TCC_EA_RDREQ_GMI_CREDIT_STALL[30] | TCC_EA_RDREQ[31] | TCC_EA_RDREQ_32B[31] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[31] | TCC_EA_RDREQ_GMI_CREDIT_STALL[31] | wave_size_9 | obj_9 | SQ_INSTS_BRANCH | SQ_INSTS_SENDMSG | SQ_WAIT_ANY | SQ_WAIT_INST_ANY | SQ_ACTIVE_INST_ANY | SQ_ACTIVE_INST_VMEM | SQ_ACTIVE_INST_LDS | SQ_ACTIVE_INST_VALU | TCP_UTCL1_TRANSLATION_MISS_sum | TCP_UTCL1_TRANSLATION_HIT_sum | TCP_UTCL1_PERMISSION_MISS_sum | TCP_UTCL1_REQUEST_sum | TA_ADDR_STALLED_BY_TC_CYCLES_sum | TA_TOTAL_WAVEFRONTS_sum | SPI_RA_WAVE_SIMD_FULL_CSN | SPI_RA_VGPR_SIMD_FULL_CSN | CPC_CPC_UTCL2IU_STALL | CPC_ME1_BUSY_FOR_PACKET_DECODE | TCC_EA_WRREQ_sum | TCC_EA_WRREQ_64B_sum | TCC_EA_WR_UNCACHED_32B_sum | TCC_EA_WRREQ_DRAM_sum | wave_size_10 | obj_10 | TCC_RW_REQ[0] | TCC_TOO_MANY_EA_WRREQS_STALL[0] | TCC_WRITE[0] | TCC_RW_REQ[1] | TCC_TOO_MANY_EA_WRREQS_STALL[1] | TCC_WRITE[1] | TCC_RW_REQ[2] | TCC_TOO_MANY_EA_WRREQS_STALL[2] | TCC_WRITE[2] | TCC_RW_REQ[3] | TCC_TOO_MANY_EA_WRREQS_STALL[3] | TCC_WRITE[3] | TCC_RW_REQ[4] | TCC_TOO_MANY_EA_WRREQS_STALL[4] | TCC_WRITE[4] | TCC_RW_REQ[5] | TCC_TOO_MANY_EA_WRREQS_STALL[5] | TCC_WRITE[5] | TCC_RW_REQ[6] | TCC_TOO_MANY_EA_WRREQS_STALL[6] | TCC_WRITE[6] | TCC_RW_REQ[7] | TCC_TOO_MANY_EA_WRREQS_STALL[7] | TCC_WRITE[7] | TCC_RW_REQ[8] | TCC_TOO_MANY_EA_WRREQS_STALL[8] | TCC_WRITE[8] | TCC_RW_REQ[9] | TCC_TOO_MANY_EA_WRREQS_STALL[9] | TCC_WRITE[9] | TCC_RW_REQ[10] | TCC_TOO_MANY_EA_WRREQS_STALL[10] | TCC_WRITE[10] | TCC_RW_REQ[11] | TCC_TOO_MANY_EA_WRREQS_STALL[11] | TCC_WRITE[11] | TCC_RW_REQ[12] | TCC_TOO_MANY_EA_WRREQS_STALL[12] | TCC_WRITE[12] | TCC_RW_REQ[13] | TCC_TOO_MANY_EA_WRREQS_STALL[13] | TCC_WRITE[13] | TCC_RW_REQ[14] | TCC_TOO_MANY_EA_WRREQS_STALL[14] | TCC_WRITE[14] | TCC_RW_REQ[15] | TCC_TOO_MANY_EA_WRREQS_STALL[15] | TCC_WRITE[15] | TCC_RW_REQ[16] | TCC_TOO_MANY_EA_WRREQS_STALL[16] | TCC_WRITE[16] | TCC_RW_REQ[17] | TCC_TOO_MANY_EA_WRREQS_STALL[17] | TCC_WRITE[17] | TCC_RW_REQ[18] | TCC_TOO_MANY_EA_WRREQS_STALL[18] | TCC_WRITE[18] | TCC_RW_REQ[19] | TCC_TOO_MANY_EA_WRREQS_STALL[19] | TCC_WRITE[19] | TCC_RW_REQ[20] | TCC_TOO_MANY_EA_WRREQS_STALL[20] | TCC_WRITE[20] | TCC_RW_REQ[21] | TCC_TOO_MANY_EA_WRREQS_STALL[21] | TCC_WRITE[21] | TCC_RW_REQ[22] | TCC_TOO_MANY_EA_WRREQS_STALL[22] | TCC_WRITE[22] | TCC_RW_REQ[23] | TCC_TOO_MANY_EA_WRREQS_STALL[23] | TCC_WRITE[23] | TCC_RW_REQ[24] | TCC_TOO_MANY_EA_WRREQS_STALL[24] | TCC_WRITE[24] | TCC_RW_REQ[25] | TCC_TOO_MANY_EA_WRREQS_STALL[25] | TCC_WRITE[25] | TCC_RW_REQ[26] | TCC_TOO_MANY_EA_WRREQS_STALL[26] | TCC_WRITE[26] | TCC_RW_REQ[27] | TCC_TOO_MANY_EA_WRREQS_STALL[27] | TCC_WRITE[27] | TCC_RW_REQ[28] | TCC_TOO_MANY_EA_WRREQS_STALL[28] | TCC_WRITE[28] | TCC_RW_REQ[29] | TCC_TOO_MANY_EA_WRREQS_STALL[29] | TCC_WRITE[29] | TCC_RW_REQ[30] | TCC_TOO_MANY_EA_WRREQS_STALL[30] | TCC_WRITE[30] | TCC_RW_REQ[31] | TCC_TOO_MANY_EA_WRREQS_STALL[31] | TCC_WRITE[31] | wave_size_11 | obj_11 | SQ_INSTS_VALU_TRANS_F64 | SQ_INSTS_VALU_INT32 | SQ_INSTS_VALU_INT64 | SQ_INSTS_SMEM | SQ_INSTS_FLAT | SQ_INSTS_LDS | SQ_INSTS_GDS | SQ_INSTS_EXP_GDS | TCP_TOTAL_ATOMIC_WITH_RET_sum | TCP_TOTAL_ATOMIC_WITHOUT_RET_sum | TCP_TOTAL_WRITEBACK_INVALIDATES_sum | TCP_TOTAL_CACHE_ACCESSES_sum | TA_BUFFER_COALESCED_READ_CYCLES_sum | TA_BUFFER_COALESCED_WRITE_CYCLES_sum | TD_COALESCABLE_WAVEFRONT_sum | SPI_RA_RES_STALL_CSN | SPI_RA_TMP_STALL_CSN | CPC_CPC_UTCL2IU_BUSY | CPC_CPC_UTCL2IU_IDLE | CPF_CMP_UTCL1_STALL_ON_TRANSLATION | TCC_READ_sum | TCC_WRITE_sum | TCC_ATOMIC_sum | TCC_WRITEBACK_sum | wave_size_12 | obj_12 | SQ_INSTS_VALU_TRANS_F16 | SQ_INSTS_VALU_ADD_F32 | SQ_INSTS_VALU_MUL_F32 | SQ_INSTS_VALU_FMA_F32 | SQ_INSTS_VALU_TRANS_F32 | SQ_INSTS_VALU_ADD_F64 | SQ_INSTS_VALU_MUL_F64 | SQ_INSTS_VALU_FMA_F64 | TCP_VOLATILE_sum | TCP_TOTAL_ACCESSES_sum | TCP_TOTAL_READ_sum | TCP_TOTAL_WRITE_sum | TA_BUFFER_ATOMIC_WAVEFRONTS_sum | TA_BUFFER_TOTAL_CYCLES_sum | TD_ATOMIC_WAVEFRONT_sum | TD_STORE_WAVEFRONT_sum | SPI_RA_REQ_NO_ALLOC | SPI_RA_REQ_NO_ALLOC_CSN | CPC_CPC_STAT_STALL | CPC_UTCL1_STALL_ON_TRANSLATION | CPF_CPF_STAT_IDLE | CPF_CPF_TCIU_IDLE | TCC_REQ_sum | TCC_STREAMING_REQ_sum | TCC_HIT_sum | TCC_MISS_sum | wave_size_13 | obj_13 | SQ_INSTS_VMEM | SQ_INSTS_SALU | SQ_INSTS_VSKIPPED | SQ_INSTS | SQ_INSTS_VALU | SQ_INSTS_VALU_ADD_F16 | SQ_INSTS_VALU_MUL_F16 | SQ_INSTS_VALU_FMA_F16 | GRBM_SPI_BUSY | TCP_READ_TAGCONFLICT_STALL_CYCLES_sum | TCP_WRITE_TAGCONFLICT_STALL_CYCLES_sum | TCP_ATOMIC_TAGCONFLICT_STALL_CYCLES_sum | TCP_TA_TCP_STATE_READ_sum | TA_BUFFER_READ_WAVEFRONTS_sum | TA_BUFFER_WRITE_WAVEFRONTS_sum | TD_SPI_STALL_sum | TD_LOAD_WAVEFRONT_sum | SPI_CSN_NUM_THREADGROUPS | SPI_CSN_WAVE | CPC_CPC_TCIU_BUSY | CPC_CPC_TCIU_IDLE | CPF_CPF_TCIU_BUSY | CPF_CPF_TCIU_STALL | TCC_NC_REQ_sum | TCC_UC_REQ_sum | TCC_CC_REQ_sum | TCC_RW_REQ_sum | wave_size_14 | obj_14 | SQ_INSTS_FLAT_LDS_ONLY | SQ_INSTS_VALU_MFMA_MOPS_I8 | SQ_INSTS_VALU_MFMA_MOPS_F16 | SQ_INSTS_VALU_MFMA_MOPS_BF16 | SQ_INSTS_VALU_MFMA_MOPS_F32 | SQ_INSTS_VALU_MFMA_MOPS_F64 | SQC_TC_INST_REQ | SQC_TC_DATA_READ_REQ | TCP_TCC_RW_READ_REQ_sum | TCP_TCC_RW_WRITE_REQ_sum | TCP_TCC_RW_ATOMIC_REQ_sum | TCP_PENDING_STALL_CYCLES_sum | wave_size_15 | obj_15 | TCC_HIT[0] | TCC_MISS[0] | TCC_READ[0] | TCC_REQ[0] | TCC_HIT[1] | TCC_MISS[1] | TCC_READ[1] | TCC_REQ[1] | TCC_HIT[2] | TCC_MISS[2] | TCC_READ[2] | TCC_REQ[2] | TCC_HIT[3] | TCC_MISS[3] | TCC_READ[3] | TCC_REQ[3] | TCC_HIT[4] | TCC_MISS[4] | TCC_READ[4] | TCC_REQ[4] | TCC_HIT[5] | TCC_MISS[5] | TCC_READ[5] | TCC_REQ[5] | TCC_HIT[6] | TCC_MISS[6] | TCC_READ[6] | TCC_REQ[6] | TCC_HIT[7] | TCC_MISS[7] | TCC_READ[7] | TCC_REQ[7] | TCC_HIT[8] | TCC_MISS[8] | TCC_READ[8] | TCC_REQ[8] | TCC_HIT[9] | TCC_MISS[9] | TCC_READ[9] | TCC_REQ[9] | TCC_HIT[10] | TCC_MISS[10] | TCC_READ[10] | TCC_REQ[10] | TCC_HIT[11] | TCC_MISS[11] | TCC_READ[11] | TCC_REQ[11] | TCC_HIT[12] | TCC_MISS[12] | TCC_READ[12] | TCC_REQ[12] | TCC_HIT[13] | TCC_MISS[13] | TCC_READ[13] | TCC_REQ[13] | TCC_HIT[14] | TCC_MISS[14] | TCC_READ[14] | TCC_REQ[14] | TCC_HIT[15] | TCC_MISS[15] | TCC_READ[15] | TCC_REQ[15] | TCC_HIT[16] | TCC_MISS[16] | TCC_READ[16] | TCC_REQ[16] | TCC_HIT[17] | TCC_MISS[17] | TCC_READ[17] | TCC_REQ[17] | TCC_HIT[18] | TCC_MISS[18] | TCC_READ[18] | TCC_REQ[18] | TCC_HIT[19] | TCC_MISS[19] | TCC_READ[19] | TCC_REQ[19] | TCC_HIT[20] | TCC_MISS[20] | TCC_READ[20] | TCC_REQ[20] | TCC_HIT[21] | TCC_MISS[21] | TCC_READ[21] | TCC_REQ[21] | TCC_HIT[22] | TCC_MISS[22] | TCC_READ[22] | TCC_REQ[22] | TCC_HIT[23] | TCC_MISS[23] | TCC_READ[23] | TCC_REQ[23] | TCC_HIT[24] | TCC_MISS[24] | TCC_READ[24] | TCC_REQ[24] | TCC_HIT[25] | TCC_MISS[25] | TCC_READ[25] | TCC_REQ[25] | TCC_HIT[26] | TCC_MISS[26] | TCC_READ[26] | TCC_REQ[26] | TCC_HIT[27] | TCC_MISS[27] | TCC_READ[27] | TCC_REQ[27] | TCC_HIT[28] | TCC_MISS[28] | TCC_READ[28] | TCC_REQ[28] | TCC_HIT[29] | TCC_MISS[29] | TCC_READ[29] | TCC_REQ[29] | TCC_HIT[30] | TCC_MISS[30] | TCC_READ[30] | TCC_REQ[30] | TCC_HIT[31] | TCC_MISS[31] | TCC_READ[31] | TCC_REQ[31] | wave_size_16 | obj_16 | SQ_WAVES_LT_32 | SQ_WAVES_LT_16 | SQ_ITEMS | SQ_LDS_MEM_VIOLATIONS | SQ_LDS_ATOMIC_RETURN | SQ_LDS_IDX_ACTIVE | SQ_WAVES_RESTORED | SQ_WAVES_SAVED | TCP_TCC_NC_WRITE_REQ_sum | TCP_TCC_NC_ATOMIC_REQ_sum | TCP_TCC_UC_READ_REQ_sum | TCP_TCC_UC_WRITE_REQ_sum | TA_FLAT_WRITE_WAVEFRONTS_sum | TA_FLAT_ATOMIC_WAVEFRONTS_sum | SPI_RA_WVLIM_STALL_CSN | SPI_SWC_CSC_WR | TCC_NORMAL_EVICT_sum | TCC_ALL_TC_OP_INV_EVICT_sum | TCC_TOO_MANY_EA_WRREQS_STALL_sum | TCC_EA_ATOMIC_sum | wave_size_17 | obj_17 | SQ_CYCLES | SQ_BUSY_CYCLES | SQ_BUSY_CU_CYCLES | SQ_WAVES | SQ_WAVE_CYCLES | SQ_INSTS_VALU_CVT | SQ_INSTS_VMEM_WR | SQ_INSTS_VMEM_RD | GRBM_COUNT | GRBM_GUI_ACTIVE | TCP_GATE_EN1_sum | TCP_GATE_EN2_sum | TCP_TD_TCP_STALL_CYCLES_sum | TCP_TCR_TCP_STALL_CYCLES_sum | TA_TA_BUSY_sum | TA_BUFFER_WAVEFRONTS_sum | TD_TD_BUSY_sum | TD_TC_STALL_sum | SPI_CSN_WINDOW_VALID | SPI_CSN_BUSY | CPC_CPC_STAT_BUSY | CPC_CPC_STAT_IDLE | CPF_CPF_STAT_BUSY | CPF_CPF_STAT_STALL | TCC_CYCLE_sum | TCC_BUSY_sum | TCC_PROBE_sum | TCC_PROBE_ALL_sum | wave_size_18 | obj_18 | SQ_THREAD_CYCLES_VALU | SQ_IFETCH | SQ_LDS_BANK_CONFLICT | SQ_LDS_ADDR_CONFLICT | SQ_LDS_UNALIGNED_STALL | SQ_WAVES_EQ_64 | SQ_WAVES_LT_64 | SQ_WAVES_LT_48 | TCP_TCC_WRITE_REQ_sum | TCP_TCC_ATOMIC_WITH_RET_REQ_sum | TCP_TCC_ATOMIC_WITHOUT_RET_REQ_sum | TCP_TCC_NC_READ_REQ_sum | TA_FLAT_WAVEFRONTS_sum | TA_FLAT_READ_WAVEFRONTS_sum | SPI_RA_BAR_CU_FULL_CSN | SPI_RA_TGLIM_CU_FULL_CSN | TCC_EA_RDREQ_DRAM_sum | TCC_TAG_STALL_sum | TCC_NORMAL_WRITEBACK_sum | TCC_ALL_TC_OP_WB_WRITEBACK_sum | Start_Timestamp | End_Timestamp |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 2 | 0 | vecCopy(double*, double*, double*, int, int) | 2 | 1048576 | 256 | 0 | 0 | 8 | 0 | 16 | 64 | 0x7fa60c564ec0 | 131072 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384 | 0 | 41675809.0 | 35166164.0 | 0.0 | 64 | 0x7fe972fbcec0 | 114688 | 0 | 32768 | 32768 | 16384 | 16384 | 65536 | 49152 | 28126474.0 | 87191922.0 | 38479819.0 | 131072.0 | 0.0 | 207949.0 | 0 | 0 | 15461 | 92.0 | 131083.0 | 0.0 | 14.0 | 64 | 0x7fc39654cec0 | 0 | 0 | 0 | 224 | 0 | 65536 | 64173 | 56 | 64 | 0x7f468c778ec0 | 32768 | 32768 | 0 | 64 | 0x7f86d43e8ec0 | 1311 | 115263 | 0 | 0 | 65536 | 63800 | 56 | 1680 | 64 | 0x7f0edc598ec0 | 0 | 1031933 | 4096 | 4096 | 0 | 1114182 | 4096 | 4096 | 0 | 1488174 | 4096 | 4096 | 0 | 1489528 | 4096 | 4096 | 0 | 1146974 | 4096 | 4096 | 0 | 1298234 | 4096 | 4096 | 0 | 1200256 | 4096 | 4096 | 0 | 1375020 | 4096 | 4096 | 0 | 1148950 | 4096 | 4096 | 0 | 1058003 | 4096 | 4096 | 0 | 1406512 | 4096 | 4096 | 0 | 1212190 | 4096 | 4096 | 0 | 1297288 | 4096 | 4096 | 0 | 1306753 | 4096 | 4096 | 0 | 1326357 | 4096 | 4096 | 0 | 1158057 | 4096 | 4096 | 0 | 1114462 | 4096 | 4096 | 0 | 1261294 | 4096 | 4096 | 0 | 957269 | 4096 | 4096 | 0 | 1549831 | 4096 | 4096 | 0 | 1180672 | 4096 | 4096 | 0 | 1267191 | 4096 | 4096 | 0 | 1168725 | 4096 | 4096 | 0 | 1258985 | 4096 | 4096 | 0 | 1185397 | 4096 | 4096 | 0 | 1077219 | 4096 | 4096 | 0 | 994578 | 4096 | 4096 | 0 | 1061999 | 4096 | 4096 | 0 | 1355643 | 4096 | 4096 | 0 | 1128355 | 4096 | 4096 | 0 | 1406476 | 4096 | 4096 | 0 | 1269144 | 4096 | 4096 | 64 | 0x7f3cb2b2cec0 | 0 | 0 | 0 | 994934 | 77 | 0 | 0 | 1131413 | 0 | 0 | 0 | 1055841 | 0 | 0 | 0 | 1258320 | 0 | 0 | 0 | 1025067 | 0 | 0 | 0 | 1128755 | 0 | 0 | 0 | 1081623 | 3 | 0 | 0 | 1261125 | 0 | 0 | 0 | 1105304 | 0 | 0 | 0 | 1047649 | 29 | 0 | 0 | 1037837 | 0 | 0 | 0 | 1111280 | 0 | 0 | 0 | 1138441 | 0 | 0 | 0 | 1076272 | 29 | 0 | 0 | 1075801 | 42 | 0 | 0 | 1210148 | 0 | 0 | 0 | 1028319 | 0 | 0 | 0 | 1110430 | 0 | 0 | 0 | 1010034 | 0 | 0 | 0 | 1142018 | 0 | 0 | 0 | 1104379 | 0 | 0 | 0 | 1179811 | 0 | 0 | 0 | 1019628 | 0 | 0 | 0 | 1112432 | 0 | 0 | 0 | 996666 | 0 | 0 | 0 | 1029188 | 0 | 0 | 0 | 1005734 | 0 | 0 | 0 | 1095258 | 0 | 0 | 0 | 1006598 | 0 | 0 | 0 | 1158205 | 0 | 0 | 0 | 1115875 | 16 | 0 | 0 | 1135515 | 64 | 0x7fded071cec0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 0 | 27615 | 0 | 0 | 64 | 0x7f03e31c4ec0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 412 | 0 | 4096 | 0 | 37 | 0 | 4096 | 0 | 37 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4097 | 0 | 38 | 0 | 4096 | 0 | 149 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4100 | 0 | 151 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 49 | 0 | 4096 | 0 | 0 | 0 | 4097 | 0 | 28 | 0 | 4096 | 0 | 114 | 0 | 4096 | 0 | 11 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4099 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 72 | 0 | 4096 | 0 | 3 | 0 | 4096 | 0 | 78 | 0 | 4096 | 0 | 124 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 64 | 0x7fc8a7e28ec0 | 16384 | 16384 | 9797640 | 900431 | 344064 | 0 | 0 | 163840 | 832.0 | 515156.0 | 0.0 | 524288.0 | 269964.0 | 32768.0 | 505366 | 0 | 0 | 10855 | 131072.0 | 131072.0 | 0.0 | 131072.0 | 64 | 0x7ff7f4d60ec0 | 6372 | 0 | 4096 | 6385 | 0 | 4096 | 6386 | 0 | 4096 | 6404 | 0 | 4096 | 6361 | 0 | 4096 | 6391 | 0 | 4096 | 6363 | 0 | 4096 | 6383 | 0 | 4096 | 6383 | 0 | 4096 | 6373 | 0 | 4096 | 6384 | 0 | 4096 | 6386 | 0 | 4096 | 6402 | 0 | 4096 | 6366 | 0 | 4096 | 6390 | 0 | 4096 | 6366 | 0 | 4096 | 6367 | 0 | 4096 | 6407 | 0 | 4096 | 6364 | 0 | 4096 | 6420 | 0 | 4096 | 6349 | 0 | 4096 | 6419 | 0 | 4096 | 6358 | 0 | 4096 | 6577 | 0 | 4096 | 6410 | 0 | 4096 | 6371 | 0 | 4096 | 6408 | 0 | 4096 | 6364 | 0 | 4096 | 6423 | 0 | 4096 | 6348 | 0 | 4096 | 6423 | 0 | 4096 | 6355 | 0 | 4096 | 64 | 0x7f74366c8ec0 | 0 | 114688 | 0 | 65536 | 32768 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 524288.0 | 0.0 | 0.0 | 0.0 | 10601 | 0 | 814 | 27877 | 0 | 72821.0 | 131072.0 | 0.0 | 65568.0 | 64 | 0x7fe6bc664ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2097152.0 | 2097152.0 | 1048576.0 | 1048576.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 12840 | 18913 | 8305 | 551 | 0 | 26728 | 204082.0 | 0.0 | 73002.0 | 131080.0 | 64 | 0x7f9704044ec0 | 32768 | 49152 | 0 | 393216 | 163840 | 0 | 0 | 0 | 18419 | 0.0 | 0.0 | 0.0 | 32768.0 | 0.0 | 0.0 | 453.0 | 32768.0 | 4096 | 16384 | 352 | 28848 | 2015 | 0 | 56.0 | 8.0 | 0.0 | 204825.0 | 64 | 0x7f014ac08ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 168 | 56 | 131072.0 | 131072.0 | 0.0 | 958087.0 | 64 | 0x7f4253408ec0 | 2264 | 4096 | 2264 | 6360 | 2295 | 4096 | 2295 | 6391 | 2266 | 4096 | 2266 | 6362 | 2269 | 4096 | 2269 | 6365 | 2267 | 4096 | 2267 | 6363 | 2286 | 4096 | 2286 | 6382 | 2245 | 4096 | 2245 | 6341 | 2296 | 4096 | 2296 | 6392 | 2298 | 4096 | 2298 | 6394 | 2264 | 4096 | 2264 | 6360 | 2297 | 4096 | 2297 | 6393 | 2271 | 4096 | 2271 | 6367 | 2275 | 4096 | 2275 | 6371 | 2269 | 4100 | 2273 | 6369 | 2288 | 4096 | 2288 | 6384 | 2250 | 4096 | 2250 | 6346 | 2233 | 4096 | 2233 | 6329 | 2269 | 4096 | 2269 | 6365 | 2287 | 4097 | 2288 | 6384 | 2301 | 4096 | 2301 | 6397 | 2275 | 4096 | 2275 | 6371 | 2291 | 4096 | 2291 | 6387 | 2273 | 4096 | 2273 | 6369 | 2493 | 4099 | 2496 | 6592 | 2274 | 4096 | 2274 | 6370 | 2234 | 4096 | 2234 | 6330 | 2272 | 4096 | 2272 | 6368 | 2289 | 4096 | 2289 | 6385 | 2305 | 4096 | 2305 | 6401 | 2275 | 4096 | 2275 | 6371 | 2294 | 4096 | 2294 | 6390 | 2274 | 4096 | 2274 | 6370 | 64 | 0x7f49b29e4ec0 | 0 | 0 | 1048576 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 0.0 | 0 | 32768 | 65551.0 | 0.0 | 0.0 | 0.0 | 64 | 0x7fd1fd428ec0 | 227528 | 127489 | 1611529 | 16384 | 10609923 | 0 | 16384 | 16384 | 28440 | 28440 | 1935216.0 | 1349747.0 | 3481.0 | 157623.0 | 1066701.0 | 0.0 | 1341620.0 | 1043505.0 | 225817 | 135628 | 28440 | 0 | 28440 | 0 | 910080.0 | 496971.0 | 0.0 | 0.0 | 64 | 0x7f257ba20ec0 | 10485760 | 65536 | 0 | 0 | 0 | 16384 | 0 | 0 | 131072.0 | 0.0 | 0.0 | 0.0 | 32768.0 | 16384.0 | 0 | 0 | 131080.0 | 34277.0 | 46140.0 | 19396.0 | 3641858337548015 | 3641858337567855 |
| 3 | 1 | vecCopy(double*, double*, double*, int, int) | 2 | 1048576 | 256 | 0 | 0 | 8 | 0 | 16 | 64 | 0x7fa60c564ec0 | 131072 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384 | 0 | 120738574.0 | 60033381.0 | 0.0 | 64 | 0x7fe972fbcec0 | 114688 | 0 | 32768 | 32768 | 16384 | 16384 | 65536 | 49152 | 60191897.0 | 194447989.0 | 48499607.0 | 131072.0 | 0.0 | 495775.0 | 0 | 0 | 25416 | 2473.0 | 131086.0 | 0.0 | 26.0 | 64 | 0x7fc39654cec0 | 0 | 0 | 0 | 56 | 0 | 65536 | 65536 | 0 | 64 | 0x7f468c778ec0 | 32768 | 32768 | 0 | 64 | 0x7f86d43e8ec0 | 0 | 184988 | 0 | 0 | 65536 | 63800 | 56 | 1680 | 64 | 0x7f0edc598ec0 | 0 | 4364100 | 2848 | 2848 | 0 | 4236686 | 2880 | 2880 | 0 | 3884647 | 2824 | 2824 | 0 | 3868870 | 2842 | 2842 | 0 | 3852039 | 2888 | 2888 | 0 | 3575918 | 2852 | 2852 | 0 | 3236284 | 2864 | 2864 | 0 | 3787805 | 2842 | 2842 | 0 | 3449523 | 2842 | 2842 | 0 | 3857072 | 2844 | 2844 | 0 | 3864594 | 2876 | 2876 | 0 | 3607695 | 2824 | 2824 | 0 | 3851742 | 2844 | 2844 | 0 | 3469999 | 2888 | 2888 | 0 | 3277888 | 2850 | 2850 | 0 | 3395001 | 2864 | 2864 | 0 | 3687934 | 2828 | 2828 | 0 | 4186645 | 2864 | 2864 | 0 | 3789358 | 2860 | 2860 | 0 | 3877441 | 2848 | 2848 | 0 | 3678062 | 2840 | 2840 | 0 | 3728481 | 2862 | 2862 | 0 | 3713581 | 2832 | 2832 | 0 | 3624564 | 2828 | 2828 | 0 | 3994371 | 2828 | 2828 | 0 | 3281632 | 2828 | 2828 | 0 | 3609782 | 2864 | 2864 | 0 | 4278166 | 2860 | 2860 | 0 | 3594679 | 2846 | 2846 | 0 | 3339112 | 2838 | 2838 | 0 | 3615412 | 2864 | 2864 | 0 | 3782428 | 2832 | 2832 | 64 | 0x7f3cb2b2cec0 | 0 | 0 | 0 | 1497504 | 700 | 0 | 0 | 2663820 | 0 | 0 | 0 | 1575716 | 123 | 0 | 0 | 1694867 | 0 | 0 | 0 | 1748249 | 682 | 0 | 0 | 2419145 | 0 | 0 | 0 | 1634711 | 0 | 0 | 0 | 1823265 | 0 | 0 | 0 | 1871531 | 135 | 0 | 0 | 1729624 | 596 | 0 | 0 | 1950229 | 0 | 0 | 0 | 1362745 | 118 | 0 | 0 | 1675568 | 0 | 0 | 0 | 1523805 | 0 | 0 | 0 | 1711837 | 193 | 0 | 0 | 2028475 | 0 | 0 | 0 | 1546517 | 0 | 0 | 0 | 1742856 | 0 | 0 | 0 | 1595063 | 191 | 0 | 0 | 2088368 | 0 | 0 | 0 | 1563558 | 0 | 0 | 0 | 1726103 | 0 | 0 | 0 | 1406656 | 0 | 0 | 0 | 1620406 | 0 | 0 | 0 | 1638081 | 0 | 0 | 0 | 1514770 | 0 | 0 | 0 | 1709713 | 0 | 0 | 0 | 1632984 | 0 | 0 | 0 | 1619101 | 0 | 0 | 0 | 1395937 | 0 | 0 | 0 | 1299439 | 0 | 0 | 0 | 1675625 | 64 | 0x7fded071cec0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 0 | 40895 | 0 | 0 | 64 | 0x7f03e31c4ec0 | 4096 | 0 | 485 | 0 | 4096 | 0 | 554 | 0 | 4096 | 0 | 403 | 0 | 4096 | 0 | 36 | 0 | 4096 | 0 | 402 | 0 | 4097 | 0 | 492 | 0 | 4096 | 0 | 536 | 0 | 4096 | 0 | 1234 | 0 | 4096 | 0 | 600 | 0 | 4097 | 0 | 1 | 0 | 4096 | 0 | 257 | 0 | 4096 | 0 | 917 | 0 | 4098 | 0 | 378 | 0 | 4096 | 0 | 204 | 0 | 4100 | 0 | 10 | 0 | 4096 | 0 | 5 | 0 | 4096 | 0 | 1854 | 0 | 4096 | 0 | 94 | 0 | 4097 | 0 | 98 | 0 | 4096 | 0 | 845 | 0 | 4097 | 0 | 725 | 0 | 4096 | 0 | 877 | 0 | 4096 | 0 | 899 | 0 | 4096 | 0 | 32 | 0 | 4096 | 0 | 79 | 0 | 4098 | 0 | 62 | 0 | 4096 | 0 | 6 | 0 | 4096 | 0 | 731 | 0 | 4096 | 0 | 310 | 0 | 4096 | 0 | 855 | 0 | 4096 | 0 | 1786 | 0 | 4097 | 0 | 467 | 0 | 64 | 0x7fc8a7e28ec0 | 16384 | 16384 | 17969913 | 918613 | 344064 | 0 | 0 | 163840 | 832.0 | 515146.0 | 0.0 | 524288.0 | 641812.0 | 32768.0 | 949062 | 0 | 0 | 15251 | 91219.0 | 91219.0 | 0.0 | 91219.0 | 64 | 0x7ff7f4d60ec0 | 6289 | 0 | 4096 | 6280 | 0 | 4096 | 6246 | 0 | 4096 | 6279 | 0 | 4096 | 6253 | 0 | 4096 | 6256 | 0 | 4096 | 6241 | 0 | 4096 | 6269 | 0 | 4096 | 6269 | 0 | 4096 | 6291 | 0 | 4096 | 6280 | 0 | 4096 | 6247 | 0 | 4096 | 6284 | 0 | 4096 | 6253 | 0 | 4096 | 6260 | 0 | 4096 | 6243 | 0 | 4096 | 6256 | 0 | 4096 | 6242 | 0 | 4096 | 6297 | 0 | 4096 | 6284 | 0 | 4096 | 6286 | 0 | 4096 | 6256 | 0 | 4096 | 6240 | 0 | 4096 | 6261 | 0 | 4096 | 6268 | 0 | 4096 | 6255 | 0 | 4096 | 6236 | 0 | 4096 | 6300 | 0 | 4096 | 6291 | 0 | 4096 | 6286 | 0 | 4096 | 6254 | 0 | 4096 | 6237 | 0 | 4096 | 64 | 0x7f74366c8ec0 | 0 | 114688 | 0 | 65536 | 32768 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 524288.0 | 0.0 | 0.0 | 0.0 | 22689 | 0 | 3653 | 38455 | 0 | 69322.0 | 131072.0 | 0.0 | 45621.0 | 64 | 0x7fe6bc664ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2097152.0 | 2097152.0 | 1048576.0 | 1048576.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 31272 | 27877 | 9721 | 3513 | 0 | 39376 | 200815.0 | 0.0 | 69731.0 | 131084.0 | 64 | 0x7f9704044ec0 | 32768 | 49152 | 0 | 393216 | 163840 | 0 | 0 | 0 | 30135 | 0.0 | 0.0 | 0.0 | 32768.0 | 0.0 | 0.0 | 249.0 | 32768.0 | 4096 | 16384 | 302 | 41122 | 1980 | 0 | 56.0 | 13.0 | 0.0 | 200946.0 | 64 | 0x7f014ac08ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 56 | 131072.0 | 131072.0 | 0.0 | 2120406.0 | 64 | 0x7f4253408ec0 | 2169 | 4096 | 2169 | 6265 | 2184 | 4096 | 2184 | 6280 | 2196 | 4096 | 2196 | 6292 | 2192 | 4096 | 2192 | 6288 | 2177 | 4096 | 2177 | 6273 | 2219 | 4096 | 2219 | 6315 | 2169 | 4096 | 2169 | 6265 | 2179 | 4096 | 2179 | 6275 | 2181 | 4096 | 2181 | 6277 | 2168 | 4096 | 2168 | 6264 | 2186 | 4096 | 2186 | 6282 | 2200 | 4096 | 2200 | 6296 | 2189 | 4096 | 2189 | 6285 | 2182 | 4100 | 2186 | 6282 | 2219 | 4096 | 2219 | 6315 | 2172 | 4096 | 2172 | 6268 | 2154 | 4097 | 2155 | 6251 | 2189 | 4096 | 2189 | 6285 | 2148 | 4097 | 2149 | 6245 | 2169 | 4096 | 2169 | 6265 | 2192 | 4096 | 2192 | 6288 | 2195 | 4096 | 2195 | 6291 | 2192 | 4096 | 2192 | 6288 | 2277 | 4097 | 2278 | 6374 | 2224 | 4096 | 2224 | 6320 | 2151 | 4096 | 2151 | 6247 | 2188 | 4096 | 2188 | 6284 | 2151 | 4098 | 2153 | 6249 | 2169 | 4099 | 2172 | 6268 | 2196 | 4096 | 2196 | 6292 | 2198 | 4096 | 2198 | 6294 | 2194 | 4096 | 2194 | 6290 | 64 | 0x7f49b29e4ec0 | 0 | 0 | 1048576 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 0.0 | 0 | 32768 | 65552.0 | 0.0 | 0.0 | 0.0 | 64 | 0x7fd1fd428ec0 | 324176 | 215864 | 2663137 | 16384 | 18681604 | 0 | 16384 | 16384 | 40521 | 40521 | 3082185.0 | 2367070.0 | 4832.0 | 324514.0 | 1714356.0 | 0.0 | 2355451.0 | 2046440.0 | 324168 | 224865 | 40521 | 0 | 40521 | 0 | 1296672.0 | 776687.0 | 0.0 | 0.0 | 64 | 0x7f257ba20ec0 | 10485760 | 65536 | 0 | 0 | 0 | 16384 | 0 | 0 | 131072.0 | 0.0 | 0.0 | 0.0 | 32768.0 | 16384.0 | 0 | 0 | 131082.0 | 90409.0 | 45595.0 | 0.0 | 3641858337661455 | 3641858337677935 |
| 4 | 2 | vecCopy(double*, double*, double*, int, int) | 2 | 1048576 | 256 | 0 | 0 | 8 | 0 | 16 | 64 | 0x7fa60c564ec0 | 131072 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384 | 0 | 125085656.0 | 64048703.0 | 0.0 | 64 | 0x7fe972fbcec0 | 114688 | 0 | 32768 | 32768 | 16384 | 16384 | 65536 | 49152 | 59153108.0 | 199971835.0 | 49346630.0 | 131072.0 | 0.0 | 511900.0 | 0 | 0 | 25799 | 3903.0 | 131086.0 | 0.0 | 26.0 | 64 | 0x7fc39654cec0 | 0 | 0 | 0 | 56 | 0 | 65536 | 65536 | 0 | 64 | 0x7f468c778ec0 | 32768 | 32768 | 0 | 64 | 0x7f86d43e8ec0 | 0 | 184383 | 0 | 0 | 65536 | 63800 | 56 | 1680 | 64 | 0x7f0edc598ec0 | 0 | 3072327 | 2836 | 2836 | 0 | 3393293 | 2856 | 2856 | 0 | 3550174 | 2844 | 2844 | 0 | 5033707 | 2880 | 2880 | 0 | 3878083 | 2908 | 2908 | 0 | 4801494 | 2868 | 2868 | 0 | 2745356 | 2868 | 2868 | 0 | 3789879 | 2820 | 2820 | 0 | 3525692 | 2820 | 2820 | 0 | 3290916 | 2840 | 2840 | 0 | 3372654 | 2860 | 2860 | 0 | 3122199 | 2844 | 2844 | 0 | 3973989 | 2880 | 2880 | 0 | 3592849 | 2912 | 2912 | 0 | 4343446 | 2866 | 2866 | 0 | 2999689 | 2868 | 2868 | 0 | 3428696 | 2820 | 2820 | 0 | 3298702 | 2840 | 2840 | 0 | 3954683 | 2864 | 2864 | 0 | 4569584 | 2836 | 2836 | 0 | 3416156 | 2812 | 2812 | 0 | 4874113 | 2876 | 2876 | 0 | 3435432 | 2836 | 2836 | 0 | 4052774 | 2852 | 2852 | 0 | 3966712 | 2856 | 2856 | 0 | 3361878 | 2820 | 2820 | 0 | 3339121 | 2836 | 2836 | 0 | 3810235 | 2864 | 2864 | 0 | 4072829 | 2832 | 2832 | 0 | 3430683 | 2816 | 2816 | 0 | 3754866 | 2872 | 2872 | 0 | 3147791 | 2836 | 2836 | 64 | 0x7f3cb2b2cec0 | 0 | 0 | 0 | 1656912 | 592 | 0 | 0 | 2110715 | 0 | 0 | 0 | 1640677 | 131 | 0 | 0 | 1889308 | 94 | 0 | 0 | 2002648 | 0 | 0 | 0 | 1641508 | 0 | 0 | 0 | 1546638 | 0 | 0 | 0 | 1594024 | 0 | 0 | 0 | 1650174 | 28 | 0 | 0 | 1735497 | 261 | 0 | 0 | 1766258 | 0 | 0 | 0 | 1519713 | 0 | 0 | 0 | 1738530 | 420 | 0 | 0 | 2318835 | 109 | 0 | 0 | 1759747 | 91 | 0 | 0 | 1736256 | 0 | 0 | 0 | 1800513 | 0 | 0 | 0 | 1518612 | 139 | 0 | 0 | 1723862 | 58 | 0 | 0 | 1914734 | 0 | 0 | 0 | 1497419 | 0 | 0 | 0 | 1659750 | 0 | 0 | 0 | 1378276 | 1354 | 0 | 0 | 2446072 | 208 | 0 | 0 | 2116384 | 0 | 0 | 0 | 1487838 | 5 | 0 | 0 | 1759419 | 0 | 0 | 0 | 1724268 | 112 | 0 | 0 | 1932167 | 0 | 0 | 0 | 1660609 | 0 | 0 | 0 | 1637825 | 0 | 0 | 0 | 1925406 | 64 | 0x7fded071cec0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 0 | 40647 | 0 | 0 | 64 | 0x7f03e31c4ec0 | 4096 | 0 | 732 | 0 | 4096 | 0 | 1053 | 0 | 4096 | 0 | 1793 | 0 | 4096 | 0 | 858 | 0 | 4096 | 0 | 1051 | 0 | 4097 | 0 | 378 | 0 | 4096 | 0 | 255 | 0 | 4096 | 0 | 427 | 0 | 4096 | 0 | 420 | 0 | 4097 | 0 | 1140 | 0 | 4096 | 0 | 1157 | 0 | 4096 | 0 | 411 | 0 | 4098 | 0 | 334 | 0 | 4096 | 0 | 331 | 0 | 4099 | 0 | 1109 | 0 | 4096 | 0 | 160 | 0 | 4096 | 0 | 513 | 0 | 4096 | 0 | 459 | 0 | 4097 | 0 | 462 | 0 | 4096 | 0 | 284 | 0 | 4097 | 0 | 749 | 0 | 4096 | 0 | 1866 | 0 | 4096 | 0 | 432 | 0 | 4096 | 0 | 2287 | 0 | 4096 | 0 | 642 | 0 | 4098 | 0 | 85 | 0 | 4096 | 0 | 1142 | 0 | 4096 | 0 | 831 | 0 | 4096 | 0 | 298 | 0 | 4096 | 0 | 636 | 0 | 4096 | 0 | 283 | 0 | 4097 | 0 | 955 | 0 | 64 | 0x7fc8a7e28ec0 | 16384 | 16384 | 18084479 | 1259024 | 344064 | 0 | 0 | 163840 | 830.0 | 515178.0 | 0.0 | 524288.0 | 679528.0 | 32768.0 | 1057305 | 0 | 0 | 14301 | 90584.0 | 90584.0 | 0.0 | 90584.0 | 64 | 0x7ff7f4d60ec0 | 6243 | 0 | 4096 | 6281 | 0 | 4096 | 6267 | 0 | 4096 | 6275 | 0 | 4096 | 6278 | 0 | 4096 | 6257 | 0 | 4096 | 6287 | 0 | 4096 | 6269 | 0 | 4096 | 6270 | 0 | 4096 | 6240 | 0 | 4096 | 6285 | 0 | 4096 | 6266 | 0 | 4096 | 6277 | 0 | 4096 | 6277 | 0 | 4096 | 6260 | 0 | 4096 | 6288 | 0 | 4096 | 6251 | 0 | 4096 | 6286 | 0 | 4096 | 6249 | 0 | 4096 | 6274 | 0 | 4096 | 6245 | 0 | 4096 | 6282 | 0 | 4096 | 6260 | 0 | 4096 | 6323 | 0 | 4096 | 6324 | 0 | 4096 | 6253 | 0 | 4096 | 6289 | 0 | 4096 | 6250 | 0 | 4096 | 6270 | 0 | 4096 | 6243 | 0 | 4096 | 6290 | 0 | 4096 | 6268 | 0 | 4096 | 64 | 0x7f74366c8ec0 | 0 | 114688 | 0 | 65536 | 32768 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 524288.0 | 0.0 | 0.0 | 0.0 | 20037 | 0 | 3666 | 38358 | 0 | 69383.0 | 131072.0 | 0.0 | 45583.0 | 64 | 0x7fe6bc664ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2097152.0 | 2097152.0 | 1048576.0 | 1048576.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 32573 | 26892 | 9614 | 3816 | 0 | 40637 | 200644.0 | 0.0 | 69560.0 | 131084.0 | 64 | 0x7f9704044ec0 | 32768 | 49152 | 0 | 393216 | 163840 | 0 | 0 | 0 | 30836 | 0.0 | 0.0 | 0.0 | 32768.0 | 0.0 | 0.0 | 268.0 | 32768.0 | 4096 | 16384 | 302 | 41838 | 1992 | 0 | 56.0 | 15.0 | 0.0 | 200728.0 | 64 | 0x7f014ac08ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 56 | 131072.0 | 131072.0 | 0.0 | 2042012.0 | 64 | 0x7f4253408ec0 | 2183 | 4096 | 2183 | 6279 | 2180 | 4096 | 2180 | 6276 | 2151 | 4096 | 2151 | 6247 | 2188 | 4096 | 2188 | 6284 | 2195 | 4096 | 2195 | 6291 | 2220 | 4096 | 2220 | 6316 | 2192 | 4096 | 2192 | 6288 | 2170 | 4096 | 2170 | 6266 | 2174 | 4096 | 2174 | 6270 | 2187 | 4096 | 2187 | 6283 | 2185 | 4096 | 2185 | 6281 | 2156 | 4096 | 2156 | 6252 | 2190 | 4096 | 2190 | 6286 | 2195 | 4099 | 2198 | 6294 | 2223 | 4096 | 2223 | 6319 | 2195 | 4096 | 2195 | 6291 | 2183 | 4097 | 2184 | 6280 | 2187 | 4096 | 2187 | 6283 | 2162 | 4097 | 2163 | 6259 | 2189 | 4096 | 2189 | 6285 | 2188 | 4096 | 2188 | 6284 | 2195 | 4096 | 2195 | 6291 | 2173 | 4096 | 2173 | 6269 | 2227 | 4097 | 2228 | 6324 | 2173 | 4096 | 2173 | 6269 | 2190 | 4096 | 2190 | 6286 | 2190 | 4096 | 2190 | 6286 | 2167 | 4098 | 2169 | 6265 | 2197 | 4099 | 2200 | 6296 | 2193 | 4096 | 2193 | 6289 | 2194 | 4096 | 2194 | 6290 | 2176 | 4096 | 2176 | 6272 | 64 | 0x7f49b29e4ec0 | 0 | 0 | 1048576 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 0.0 | 0 | 32768 | 65552.0 | 0.0 | 0.0 | 0.0 | 64 | 0x7fd1fd428ec0 | 327792 | 216818 | 2723652 | 16384 | 18807906 | 0 | 16384 | 16384 | 40973 | 40973 | 3095924.0 | 2423804.0 | 4334.0 | 315974.0 | 1747993.0 | 0.0 | 2412069.0 | 2102667.0 | 327784 | 226307 | 40973 | 0 | 40973 | 0 | 1311136.0 | 776364.0 | 0.0 | 0.0 | 64 | 0x7f257ba20ec0 | 10485760 | 65536 | 0 | 0 | 0 | 16384 | 0 | 0 | 131072.0 | 0.0 | 0.0 | 0.0 | 32768.0 | 16384.0 | 0 | 0 | 131083.0 | 118075.0 | 45570.0 | 0.0 | 3641858337697615 | 3641858337713295 |