2f9edd2432
* Adding single sync timing mode to emulate timing reported by rccl-prim-test / rccl-tests * Adding duration / overhead info