Evgeny
7c4369bde4
Contributors:
Ammar ELWazir <aelwazir@amd.com>
AravindanC <aravindan.cheruvally@amd.com>
Benjamin Welton <bewelton@amd.com>
Ma, Bing <Bing.Ma@amd.com>
Chun Yang <chun.yang@amd.com>
Cole Nelson <cole.nelson@amd.com>
Ethan Stewart <ethan.stewart@amd.com>
Evgeny <evgeny.shcherbakov@amd.com>
Freddy Paul <Freddy.paul@amd.com>
Giovanni Baraldi <gbaraldi@amd.com>
Gopesh Bhardwaj <Gopesh.Bhardwaj@amd.com>
Icarus Sparry <icarus.sparry@amd.com>
itrowbri <Ian.Trowbridge@amd.com>
James Edwards <JamesAdrian.Edwards@amd.com>
jatang <jatang@amd.com>
Jeremy Newton <Jeremy.Newton@amd.com>
Jonathan Kim <jonathan.kim@amd.com>
Kent Russell <kent.russell@amd.com>
Kiumars Sabeti <kiumars.sabeti@amd.com>
Lang Yu <lang.yu@amd.com>
Laurent Morichetti <laurent.morichetti@amd.com>
Mallya, Ameya Keshava <AmeyaKeshava.Mallya@amd.com>
Manjunath Jakaraddi <manjunath.jakaraddi@amd.com>
Mark Laws <markdavid.laws@amd.com>
Mohan Kumar Mithur <Mohan.KumarMithur@amd.com>
Nicholas Curtis <nicurtis@amd.com>
Nirmal Unnikrishnan <Nirmal.Unnikrishnan@amd.com>
Parag Bhandari <parag.bhandari@amd.com>
Ranjith Ramakrishnan <Ranjith.Ramakrishnan@amd.com>
Robert Gregory <Robert.Gregory@amd.com>
Saravanan Solaiyappan <saravanan.solaiyappan@amd.com>
Saurabh Verma <saurabh.verma@amd.com>
Srihari Uttanur <srihari.u@amd.com>
Srinivasan Subramanian <srinivasan.subramanian@amd.com>
Sriraksha Nagaraj <Sriraksha.Nagaraj@amd.com>
Sushma Vaddireddy <svaddire@amd.com>
Xianwei Zhang <Xianwei.Zhang@amd.com>
[ROCm/aqlprofile commit: 1ed169e30c]
202 rivejä
7.7 KiB
C++
202 rivejä
7.7 KiB
C++
// MIT License
|
|
//
|
|
// Copyright (c) 2017-2025 Advanced Micro Devices, Inc.
|
|
//
|
|
// Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
// of this software and associated documentation files (the "Software"), to deal
|
|
// in the Software without restriction, including without limitation the rights
|
|
// to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
// copies of the Software, and to permit persons to whom the Software is
|
|
// furnished to do so, subject to the following conditions:
|
|
//
|
|
// The above copyright notice and this permission notice shall be included in
|
|
// all copies or substantial portions of the Software.
|
|
//
|
|
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
|
|
// AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
// LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
// OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
// THE SOFTWARE.
|
|
|
|
#ifndef _GFX9_BLOCKINFO_H_
|
|
#define _GFX9_BLOCKINFO_H_
|
|
|
|
namespace gfxip {
|
|
namespace gfx9 {
|
|
|
|
// Enumeration of Gfx9 hardware counter blocks
|
|
enum CounterBlockId {
|
|
CbCounterBlockId,
|
|
CpcCounterBlockId,
|
|
CpfCounterBlockId,
|
|
CpgCounterBlockId,
|
|
DbCounterBlockId,
|
|
GdsCounterBlockId,
|
|
GrbmCounterBlockId,
|
|
GrbmSeCounterBlockId,
|
|
IaCounterBlockId,
|
|
PaScCounterBlockId,
|
|
PaSuCounterBlockId,
|
|
SpiCounterBlockId,
|
|
SqCounterBlockId,
|
|
SqGsCounterBlockId,
|
|
SqVsCounterBlockId,
|
|
SqPsCounterBlockId,
|
|
SqHsCounterBlockId,
|
|
SqCsCounterBlockId,
|
|
SxCounterBlockId,
|
|
TaCounterBlockId,
|
|
TcaCounterBlockId,
|
|
TccCounterBlockId,
|
|
TcpCounterBlockId,
|
|
TcsCounterBlockId,
|
|
TdCounterBlockId,
|
|
VgtCounterBlockId,
|
|
WdCounterBlockId,
|
|
|
|
// MC blocks
|
|
GceaCounterBlockId,
|
|
AtcCounterBlockId,
|
|
AtcL2CounterBlockId,
|
|
McVmL2CounterBlockId,
|
|
RpbCounterBlockId,
|
|
RmiCounterBlockId,
|
|
|
|
// SDMA block
|
|
SdmaCounterBlockId,
|
|
// UMC block
|
|
UmcCounterBlockId,
|
|
|
|
// Counters retrieved by KFD
|
|
IommuV2CounterBlockId,
|
|
KernelDriverCounterBlockId,
|
|
|
|
CpPipeStatsCounterBlockId,
|
|
HwInfoCounterBlockId,
|
|
|
|
FirstCounterBlockId = CbCounterBlockId,
|
|
LastCounterBlockId = HwInfoCounterBlockId,
|
|
};
|
|
|
|
/*
|
|
* SPM global and shader engine block IDs
|
|
*/
|
|
enum SpmGlobalBlockId {
|
|
SPM_GLOBAL_BLOCK_NAME_CPG = 0,
|
|
SPM_GLOBAL_BLOCK_NAME_CPC = 1,
|
|
SPM_GLOBAL_BLOCK_NAME_CPF = 2,
|
|
SPM_GLOBAL_BLOCK_NAME_GDS = 3,
|
|
SPM_GLOBAL_BLOCK_NAME_TCC = 4,
|
|
SPM_GLOBAL_BLOCK_NAME_TCA = 5,
|
|
SPM_GLOBAL_BLOCK_NAME_IA = 6,
|
|
SPM_GLOBAL_BLOCK_NAME_TCS = 7,
|
|
};
|
|
|
|
enum SpmSeBlockId {
|
|
SPM_SE_BLOCK_NAME_CB = 0,
|
|
SPM_SE_BLOCK_NAME_DB = 1,
|
|
SPM_SE_BLOCK_NAME_PA = 2,
|
|
SPM_SE_BLOCK_NAME_SX = 3,
|
|
SPM_SE_BLOCK_NAME_SC = 4,
|
|
SPM_SE_BLOCK_NAME_TA = 5,
|
|
SPM_SE_BLOCK_NAME_TD = 6,
|
|
SPM_SE_BLOCK_NAME_TCP = 7,
|
|
SPM_SE_BLOCK_NAME_SPI = 8,
|
|
SPM_SE_BLOCK_NAME_SQG = 9,
|
|
SPM_SE_BLOCK_NAME_VGT = 10,
|
|
};
|
|
|
|
// Number of block instances
|
|
static const uint32_t CbCounterBlockNumInstances = 4;
|
|
static const uint32_t DbCounterBlockNumInstances = 4;
|
|
static const uint32_t TaCounterBlockNumInstances = 16;
|
|
static const uint32_t TdCounterBlockNumInstances = 16;
|
|
static const uint32_t TcpCounterBlockNumInstances = 16;
|
|
static const uint32_t TcaCounterBlockNumInstances = 2;
|
|
static const uint32_t TccCounterBlockNumInstances = 16;
|
|
static const uint32_t SdmaCounterBlockNumInstances = 2;
|
|
static const uint32_t UmcCounterBlockNumInstances = 32;
|
|
|
|
// MI100 has 8 SDMA instances
|
|
static const uint32_t SdmaCounterBlockMaxInstances = 8;
|
|
static const uint32_t UmcCounterBlockMaxInstances = 32;
|
|
static const uint32_t RmiCounterBlockNumInstances = 8;
|
|
static const uint32_t GceaCounterBlockNumInstances = 16;
|
|
|
|
// Number of block counter registers
|
|
static const uint32_t CbCounterBlockNumCounters = 4;
|
|
static const uint32_t CpcCounterBlockNumCounters = 2;
|
|
static const uint32_t CpfCounterBlockNumCounters = 2;
|
|
static const uint32_t CpgCounterBlockNumCounters = 2;
|
|
static const uint32_t DbCounterBlockNumCounters = 4;
|
|
static const uint32_t GdsCounterBlockNumCounters = 4;
|
|
static const uint32_t GrbmCounterBlockNumCounters = 2;
|
|
static const uint32_t GrbmSeCounterBlockNumCounters = 4;
|
|
static const uint32_t IaCounterBlockNumCounters = 4;
|
|
static const uint32_t PaSuCounterBlockNumCounters = 4;
|
|
static const uint32_t PaScCounterBlockNumCounters = 8;
|
|
static const uint32_t RlcCounterBlockNumCounters = 2;
|
|
static const uint32_t SdmaCounterBlockNumCounters = 2;
|
|
static const uint32_t UmcCounterBlockNumCounters = 0;
|
|
static const uint32_t SpiCounterBlockNumCounters = 6;
|
|
static const uint32_t SqCounterBlockNumCounters = 8;
|
|
static const uint32_t SxCounterBlockNumCounters = 4;
|
|
static const uint32_t TaCounterBlockNumCounters = 2;
|
|
static const uint32_t TcaCounterBlockNumCounters = 4;
|
|
static const uint32_t TccCounterBlockNumCounters = 4;
|
|
static const uint32_t TcpCounterBlockNumCounters = 4;
|
|
static const uint32_t TdCounterBlockNumCounters = 2;
|
|
static const uint32_t VgtCounterBlockNumCounters = 4;
|
|
static const uint32_t WdCounterBlockNumCounters = 4;
|
|
static const uint32_t GceaCounterBlockNumCounters = 2;
|
|
static const uint32_t AtcCounterBlockNumCounters = 4;
|
|
static const uint32_t AtcL2CounterBlockNumCounters = 2;
|
|
#ifndef _mi300_OFFSET_HEADER
|
|
static const uint32_t McVmL2CounterBlockNumCounters = 8;
|
|
#else
|
|
// MI300 bumped this to 16
|
|
static const uint32_t McVmL2CounterBlockNumCounters = 16;
|
|
#endif
|
|
static const uint32_t RpbCounterBlockNumCounters = 4;
|
|
static const uint32_t RmiCounterBlockNumCounters = 4;
|
|
|
|
// Block counters max event value
|
|
static const uint32_t CbCounterBlockMaxEvent = CB_PERF_SEL_CC_BB_BLEND_PIXEL_VLD;
|
|
static const uint32_t CpcCounterBlockMaxEvent = CPC_PERF_SEL_ME2_DC1_SPI_BUSY;
|
|
static const uint32_t CpfCounterBlockMaxEvent = CPF_PERF_SEL_CPF_UTCL2IU_STALL;
|
|
static const uint32_t CpgCounterBlockMaxEvent = CPG_PERF_SEL_CPG_UTCL2IU_STALL;
|
|
static const uint32_t DbCounterBlockMaxEvent = DB_PERF_SEL_DB_SC_quad_quads_with_4_pixels;
|
|
static const uint32_t GdsCounterBlockMaxEvent = GDS_PERF_SEL_GWS_BYPASS;
|
|
static const uint32_t GrbmCounterBlockMaxEvent = GRBM_PERF_SEL_CPAXI_BUSY;
|
|
static const uint32_t GrbmSeCounterBlockMaxEvent = GRBM_PERF_SEL_CPAXI_BUSY;
|
|
static const uint32_t IaCounterBlockMaxEvent = ia_perf_utcl1_stall_utcl2_event;
|
|
static const uint32_t PaSuCounterBlockMaxEvent = PERF_CLIENT_UTCL1_INFLIGHT;
|
|
static const uint32_t PaScCounterBlockMaxEvent =
|
|
SC_DB1_TILE_INTERFACE_CREDIT_AT_MAX_WITH_NO_PENDING_SEND;
|
|
static const uint32_t RlcCounterBlockMaxEvent = 7;
|
|
static const uint32_t SdmaCounterBlockMaxEvent = SDMA_PERF_SEL_MMHUB_TAG_DELAY_COUNTER;
|
|
static const uint32_t UmcCounterBlockMaxEvent = 255;
|
|
static const uint32_t SpiCounterBlockMaxEvent = SPI_PERF_VWC_CSC_WR;
|
|
static const uint32_t SqCounterBlockMaxEvent = SQC_PERF_SEL_DUMMY_LAST;
|
|
static const uint32_t SxCounterBlockMaxEvent = SX_PERF_SEL_DB3_SIZE;
|
|
static const uint32_t TaCounterBlockMaxEvent = TA_PERF_SEL_first_xnack_on_phase3;
|
|
static const uint32_t TcaCounterBlockMaxEvent = TCA_PERF_SEL_CROSSBAR_STALL_TCC7;
|
|
static const uint32_t TccCounterBlockMaxEvent = TCC_PERF_SEL_CLIENT127_REQ;
|
|
static const uint32_t TcpCounterBlockMaxEvent = TCP_PERF_SEL_TCC_DCC_REQ;
|
|
static const uint32_t TdCounterBlockMaxEvent = TD_PERF_SEL_texels_zeroed_out_by_blend_zero_prt;
|
|
static const uint32_t VgtCounterBlockMaxEvent = vgt_perf_sclk_te11_vld;
|
|
static const uint32_t WdCounterBlockMaxEvent = wd_perf_utcl1_stall_utcl2_event;
|
|
static const uint32_t GceaCounterBlockMaxEvent = 76;
|
|
static const uint32_t AtcCounterBlockMaxEvent = 23;
|
|
static const uint32_t AtcL2CounterBlockMaxEvent = 7;
|
|
static const uint32_t RpbCounterBlockMaxEvent = 62;
|
|
static const uint32_t McVmL2CounterBlockMaxEvent = 20;
|
|
static const uint32_t RmiCounterBlockMaxEvent = RMI_PERF_SEL_RMI_RB_EARLY_WRACK_NACK3;
|
|
|
|
} // namespace gfx9
|
|
} // namespace gfxip
|
|
|
|
#endif // _GFX9_BLOCKINFO_H_
|