JoseSantosAMD
da506ad9b5
* Updated links in documentation. (#328) Updated to reflect new GitHub organization. Fixed broken links to GitHub pages. Signed-off-by: David Galiffi <David.Galiffi@amd.com> * update branch for 2.x documentation builds Signed-off-by: Karl W. Schulz <karl.schulz@amd.com> * update checkout action and use concurrency instead of cancel-workflow-action Signed-off-by: Karl W. Schulz <karl.schulz@amd.com> * test addition of user option for container launch Signed-off-by: Karl W. Schulz <karl.schulz@amd.com> * remove --user option for container, try chown instead Signed-off-by: Karl W. Schulz <karl.schulz@amd.com> * fixing yaml syntax Signed-off-by: Karl W. Schulz <karl.schulz@amd.com> * reorder job step - start with checkout Signed-off-by: Karl W. Schulz <karl.schulz@amd.com> * restore missing run directive Signed-off-by: Karl W. Schulz <karl.schulz@amd.com> * Update workloads to include log.txt Add missing MI200 workloads Signed-off-by: Jose Santos <josantos@amd.com> * Signed-off-by: Jose Santos <josantos@amd.com> Add vcopy workload for tests * Change exit codes for caught failures Signed-off-by: Jose Santos <josantos@amd.com> * reformat Signed-off-by: Jose Santos <josantos@amd.com> * Add pytest-xdist for pytest -n Signed-off-by: Jose Santos <josantos@amd.com> --------- Signed-off-by: David Galiffi <David.Galiffi@amd.com> Signed-off-by: Karl W. Schulz <karl.schulz@amd.com> Signed-off-by: Jose Santos <josantos@amd.com> Co-authored-by: David Galiffi <David.Galiffi@amd.com> Co-authored-by: Karl W. Schulz <karl.schulz@amd.com>
35 KiB
35 KiB
| 1 | Dispatch_ID | Kernel_Name | GPU_ID | Grid_Size | Workgroup_Size | LDS_Per_Workgroup | Scratch_Per_Workitem | Arch_VGPR | Accum_VGPR | SGPR | wave_size | obj | SQ_INSTS_SMEM_NORM | SQ_INSTS_MFMA | SQ_INSTS_VALU_MFMA_I8 | SQ_INSTS_VALU_MFMA_F16 | SQ_INSTS_VALU_MFMA_BF16 | SQ_INSTS_VALU_MFMA_F32 | SQ_INSTS_VALU_MFMA_F64 | SQ_VALU_MFMA_BUSY_CYCLES | TCP_TCC_UC_ATOMIC_REQ_sum | TCP_TCC_CC_READ_REQ_sum | TCP_TCC_CC_WRITE_REQ_sum | TCP_TCC_CC_ATOMIC_REQ_sum | SPI_VWC_CSC_WR | SPI_RA_BULKY_CU_FULL_CSN | TCC_EA_RDREQ_LEVEL_sum | TCC_EA_WRREQ_LEVEL_sum | TCC_EA_ATOMIC_LEVEL_sum | wave_size_1 | obj_1 | TCC_RW_REQ[0] | TCC_TOO_MANY_EA_WRREQS_STALL[0] | TCC_WRITE[0] | TCC_RW_REQ[1] | TCC_TOO_MANY_EA_WRREQS_STALL[1] | TCC_WRITE[1] | TCC_RW_REQ[2] | TCC_TOO_MANY_EA_WRREQS_STALL[2] | TCC_WRITE[2] | TCC_RW_REQ[3] | TCC_TOO_MANY_EA_WRREQS_STALL[3] | TCC_WRITE[3] | TCC_RW_REQ[4] | TCC_TOO_MANY_EA_WRREQS_STALL[4] | TCC_WRITE[4] | TCC_RW_REQ[5] | TCC_TOO_MANY_EA_WRREQS_STALL[5] | TCC_WRITE[5] | TCC_RW_REQ[6] | TCC_TOO_MANY_EA_WRREQS_STALL[6] | TCC_WRITE[6] | TCC_RW_REQ[7] | TCC_TOO_MANY_EA_WRREQS_STALL[7] | TCC_WRITE[7] | TCC_RW_REQ[8] | TCC_TOO_MANY_EA_WRREQS_STALL[8] | TCC_WRITE[8] | TCC_RW_REQ[9] | TCC_TOO_MANY_EA_WRREQS_STALL[9] | TCC_WRITE[9] | TCC_RW_REQ[10] | TCC_TOO_MANY_EA_WRREQS_STALL[10] | TCC_WRITE[10] | TCC_RW_REQ[11] | TCC_TOO_MANY_EA_WRREQS_STALL[11] | TCC_WRITE[11] | TCC_RW_REQ[12] | TCC_TOO_MANY_EA_WRREQS_STALL[12] | TCC_WRITE[12] | TCC_RW_REQ[13] | TCC_TOO_MANY_EA_WRREQS_STALL[13] | TCC_WRITE[13] | TCC_RW_REQ[14] | TCC_TOO_MANY_EA_WRREQS_STALL[14] | TCC_WRITE[14] | TCC_RW_REQ[15] | TCC_TOO_MANY_EA_WRREQS_STALL[15] | TCC_WRITE[15] | TCC_RW_REQ[16] | TCC_TOO_MANY_EA_WRREQS_STALL[16] | TCC_WRITE[16] | TCC_RW_REQ[17] | TCC_TOO_MANY_EA_WRREQS_STALL[17] | TCC_WRITE[17] | TCC_RW_REQ[18] | TCC_TOO_MANY_EA_WRREQS_STALL[18] | TCC_WRITE[18] | TCC_RW_REQ[19] | TCC_TOO_MANY_EA_WRREQS_STALL[19] | TCC_WRITE[19] | TCC_RW_REQ[20] | TCC_TOO_MANY_EA_WRREQS_STALL[20] | TCC_WRITE[20] | TCC_RW_REQ[21] | TCC_TOO_MANY_EA_WRREQS_STALL[21] | TCC_WRITE[21] | TCC_RW_REQ[22] | TCC_TOO_MANY_EA_WRREQS_STALL[22] | TCC_WRITE[22] | TCC_RW_REQ[23] | TCC_TOO_MANY_EA_WRREQS_STALL[23] | TCC_WRITE[23] | TCC_RW_REQ[24] | TCC_TOO_MANY_EA_WRREQS_STALL[24] | TCC_WRITE[24] | TCC_RW_REQ[25] | TCC_TOO_MANY_EA_WRREQS_STALL[25] | TCC_WRITE[25] | TCC_RW_REQ[26] | TCC_TOO_MANY_EA_WRREQS_STALL[26] | TCC_WRITE[26] | TCC_RW_REQ[27] | TCC_TOO_MANY_EA_WRREQS_STALL[27] | TCC_WRITE[27] | TCC_RW_REQ[28] | TCC_TOO_MANY_EA_WRREQS_STALL[28] | TCC_WRITE[28] | TCC_RW_REQ[29] | TCC_TOO_MANY_EA_WRREQS_STALL[29] | TCC_WRITE[29] | TCC_RW_REQ[30] | TCC_TOO_MANY_EA_WRREQS_STALL[30] | TCC_WRITE[30] | TCC_RW_REQ[31] | TCC_TOO_MANY_EA_WRREQS_STALL[31] | TCC_WRITE[31] | wave_size_2 | obj_2 | SQC_ICACHE_MISSES_DUPLICATE | SQC_DCACHE_INPUT_VALID_READYB | SQC_DCACHE_ATOMIC | SQC_DCACHE_REQ_READ_8 | SQC_DCACHE_REQ | SQC_DCACHE_HITS | SQC_DCACHE_MISSES | SQC_DCACHE_MISSES_DUPLICATE | wave_size_3 | obj_3 | SQ_INSTS_FLAT_LDS_ONLY | SQ_INSTS_VALU_MFMA_MOPS_I8 | SQ_INSTS_VALU_MFMA_MOPS_F16 | SQ_INSTS_VALU_MFMA_MOPS_BF16 | SQ_INSTS_VALU_MFMA_MOPS_F32 | SQ_INSTS_VALU_MFMA_MOPS_F64 | SQC_TC_INST_REQ | SQC_TC_DATA_READ_REQ | TCP_TCC_RW_READ_REQ_sum | TCP_TCC_RW_WRITE_REQ_sum | TCP_TCC_RW_ATOMIC_REQ_sum | TCP_PENDING_STALL_CYCLES_sum | wave_size_4 | obj_4 | TCC_EA_RDREQ[0] | TCC_EA_RDREQ_32B[0] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[0] | TCC_EA_RDREQ_GMI_CREDIT_STALL[0] | TCC_EA_RDREQ[1] | TCC_EA_RDREQ_32B[1] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[1] | TCC_EA_RDREQ_GMI_CREDIT_STALL[1] | TCC_EA_RDREQ[2] | TCC_EA_RDREQ_32B[2] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[2] | TCC_EA_RDREQ_GMI_CREDIT_STALL[2] | TCC_EA_RDREQ[3] | TCC_EA_RDREQ_32B[3] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[3] | TCC_EA_RDREQ_GMI_CREDIT_STALL[3] | TCC_EA_RDREQ[4] | TCC_EA_RDREQ_32B[4] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[4] | TCC_EA_RDREQ_GMI_CREDIT_STALL[4] | TCC_EA_RDREQ[5] | TCC_EA_RDREQ_32B[5] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[5] | TCC_EA_RDREQ_GMI_CREDIT_STALL[5] | TCC_EA_RDREQ[6] | TCC_EA_RDREQ_32B[6] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[6] | TCC_EA_RDREQ_GMI_CREDIT_STALL[6] | TCC_EA_RDREQ[7] | TCC_EA_RDREQ_32B[7] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[7] | TCC_EA_RDREQ_GMI_CREDIT_STALL[7] | TCC_EA_RDREQ[8] | TCC_EA_RDREQ_32B[8] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[8] | TCC_EA_RDREQ_GMI_CREDIT_STALL[8] | TCC_EA_RDREQ[9] | TCC_EA_RDREQ_32B[9] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[9] | TCC_EA_RDREQ_GMI_CREDIT_STALL[9] | TCC_EA_RDREQ[10] | TCC_EA_RDREQ_32B[10] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[10] | TCC_EA_RDREQ_GMI_CREDIT_STALL[10] | TCC_EA_RDREQ[11] | TCC_EA_RDREQ_32B[11] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[11] | TCC_EA_RDREQ_GMI_CREDIT_STALL[11] | TCC_EA_RDREQ[12] | TCC_EA_RDREQ_32B[12] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[12] | TCC_EA_RDREQ_GMI_CREDIT_STALL[12] | TCC_EA_RDREQ[13] | TCC_EA_RDREQ_32B[13] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[13] | TCC_EA_RDREQ_GMI_CREDIT_STALL[13] | TCC_EA_RDREQ[14] | TCC_EA_RDREQ_32B[14] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[14] | TCC_EA_RDREQ_GMI_CREDIT_STALL[14] | TCC_EA_RDREQ[15] | TCC_EA_RDREQ_32B[15] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[15] | TCC_EA_RDREQ_GMI_CREDIT_STALL[15] | TCC_EA_RDREQ[16] | TCC_EA_RDREQ_32B[16] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[16] | TCC_EA_RDREQ_GMI_CREDIT_STALL[16] | TCC_EA_RDREQ[17] | TCC_EA_RDREQ_32B[17] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[17] | TCC_EA_RDREQ_GMI_CREDIT_STALL[17] | TCC_EA_RDREQ[18] | TCC_EA_RDREQ_32B[18] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[18] | TCC_EA_RDREQ_GMI_CREDIT_STALL[18] | TCC_EA_RDREQ[19] | TCC_EA_RDREQ_32B[19] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[19] | TCC_EA_RDREQ_GMI_CREDIT_STALL[19] | TCC_EA_RDREQ[20] | TCC_EA_RDREQ_32B[20] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[20] | TCC_EA_RDREQ_GMI_CREDIT_STALL[20] | TCC_EA_RDREQ[21] | TCC_EA_RDREQ_32B[21] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[21] | TCC_EA_RDREQ_GMI_CREDIT_STALL[21] | TCC_EA_RDREQ[22] | TCC_EA_RDREQ_32B[22] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[22] | TCC_EA_RDREQ_GMI_CREDIT_STALL[22] | TCC_EA_RDREQ[23] | TCC_EA_RDREQ_32B[23] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[23] | TCC_EA_RDREQ_GMI_CREDIT_STALL[23] | TCC_EA_RDREQ[24] | TCC_EA_RDREQ_32B[24] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[24] | TCC_EA_RDREQ_GMI_CREDIT_STALL[24] | TCC_EA_RDREQ[25] | TCC_EA_RDREQ_32B[25] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[25] | TCC_EA_RDREQ_GMI_CREDIT_STALL[25] | TCC_EA_RDREQ[26] | TCC_EA_RDREQ_32B[26] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[26] | TCC_EA_RDREQ_GMI_CREDIT_STALL[26] | TCC_EA_RDREQ[27] | TCC_EA_RDREQ_32B[27] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[27] | TCC_EA_RDREQ_GMI_CREDIT_STALL[27] | TCC_EA_RDREQ[28] | TCC_EA_RDREQ_32B[28] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[28] | TCC_EA_RDREQ_GMI_CREDIT_STALL[28] | TCC_EA_RDREQ[29] | TCC_EA_RDREQ_32B[29] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[29] | TCC_EA_RDREQ_GMI_CREDIT_STALL[29] | TCC_EA_RDREQ[30] | TCC_EA_RDREQ_32B[30] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[30] | TCC_EA_RDREQ_GMI_CREDIT_STALL[30] | TCC_EA_RDREQ[31] | TCC_EA_RDREQ_32B[31] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[31] | TCC_EA_RDREQ_GMI_CREDIT_STALL[31] | wave_size_5 | obj_5 | SQC_TC_DATA_WRITE_REQ | SQC_TC_DATA_ATOMIC_REQ | SQC_TC_STALL | SQC_TC_REQ | SQC_DCACHE_REQ_READ_16 | SQC_ICACHE_REQ | SQC_ICACHE_HITS | SQC_ICACHE_MISSES | wave_size_6 | obj_6 | SQC_DCACHE_REQ_READ_1 | SQC_DCACHE_REQ_READ_2 | SQC_DCACHE_REQ_READ_4 | wave_size_7 | obj_7 | SQ_INSTS_VALU_INT64 | SQ_INSTS_SMEM | SQ_INSTS_FLAT | SQ_INSTS_LDS | SQ_INSTS_GDS | SQ_INSTS_EXP_GDS | SQ_INSTS_BRANCH | SQ_INSTS_SENDMSG | TCP_TOTAL_ATOMIC_WITH_RET_sum | TCP_TOTAL_ATOMIC_WITHOUT_RET_sum | TCP_TOTAL_WRITEBACK_INVALIDATES_sum | TCP_TOTAL_CACHE_ACCESSES_sum | TA_BUFFER_COALESCED_READ_CYCLES_sum | TA_BUFFER_COALESCED_WRITE_CYCLES_sum | TD_COALESCABLE_WAVEFRONT_sum | SPI_RA_RES_STALL_CSN | SPI_RA_TMP_STALL_CSN | CPC_CPC_UTCL2IU_BUSY | CPC_CPC_UTCL2IU_IDLE | CPF_CMP_UTCL1_STALL_ON_TRANSLATION | TCC_READ_sum | TCC_WRITE_sum | TCC_ATOMIC_sum | TCC_WRITEBACK_sum | wave_size_8 | obj_8 | SQ_INSTS_VSKIPPED | SQ_INSTS | SQ_INSTS_VALU | SQ_INSTS_VALU_ADD_F16 | SQ_INSTS_VALU_MUL_F16 | SQ_INSTS_VALU_FMA_F16 | SQ_INSTS_VALU_TRANS_F16 | SQ_INSTS_VALU_ADD_F32 | GRBM_SPI_BUSY | TCP_READ_TAGCONFLICT_STALL_CYCLES_sum | TCP_WRITE_TAGCONFLICT_STALL_CYCLES_sum | TCP_ATOMIC_TAGCONFLICT_STALL_CYCLES_sum | TCP_TA_TCP_STATE_READ_sum | TA_BUFFER_READ_WAVEFRONTS_sum | TA_BUFFER_WRITE_WAVEFRONTS_sum | TD_SPI_STALL_sum | TD_LOAD_WAVEFRONT_sum | SPI_CSN_NUM_THREADGROUPS | SPI_CSN_WAVE | CPC_CPC_TCIU_BUSY | CPC_CPC_TCIU_IDLE | CPF_CPF_TCIU_BUSY | CPF_CPF_TCIU_STALL | TCC_NC_REQ_sum | TCC_UC_REQ_sum | TCC_CC_REQ_sum | TCC_RW_REQ_sum | wave_size_9 | obj_9 | SQ_THREAD_CYCLES_VALU | SQ_IFETCH | SQ_LDS_BANK_CONFLICT | SQ_LDS_ADDR_CONFLICT | SQ_LDS_UNALIGNED_STALL | SQ_WAVES_EQ_64 | SQ_WAVES_LT_64 | SQ_WAVES_LT_48 | TCP_TCC_WRITE_REQ_sum | TCP_TCC_ATOMIC_WITH_RET_REQ_sum | TCP_TCC_ATOMIC_WITHOUT_RET_REQ_sum | TCP_TCC_NC_READ_REQ_sum | TA_FLAT_WAVEFRONTS_sum | TA_FLAT_READ_WAVEFRONTS_sum | SPI_RA_BAR_CU_FULL_CSN | SPI_RA_TGLIM_CU_FULL_CSN | TCC_EA_RDREQ_DRAM_sum | TCC_TAG_STALL_sum | TCC_NORMAL_WRITEBACK_sum | TCC_ALL_TC_OP_WB_WRITEBACK_sum | wave_size_10 | obj_10 | TCC_EA_RDREQ_IO_CREDIT_STALL[0] | TCC_EA_RDREQ_LEVEL[0] | TCC_EA_WRREQ[0] | TCC_EA_WRREQ_64B[0] | TCC_EA_RDREQ_IO_CREDIT_STALL[1] | TCC_EA_RDREQ_LEVEL[1] | TCC_EA_WRREQ[1] | TCC_EA_WRREQ_64B[1] | TCC_EA_RDREQ_IO_CREDIT_STALL[2] | TCC_EA_RDREQ_LEVEL[2] | TCC_EA_WRREQ[2] | TCC_EA_WRREQ_64B[2] | TCC_EA_RDREQ_IO_CREDIT_STALL[3] | TCC_EA_RDREQ_LEVEL[3] | TCC_EA_WRREQ[3] | TCC_EA_WRREQ_64B[3] | TCC_EA_RDREQ_IO_CREDIT_STALL[4] | TCC_EA_RDREQ_LEVEL[4] | TCC_EA_WRREQ[4] | TCC_EA_WRREQ_64B[4] | TCC_EA_RDREQ_IO_CREDIT_STALL[5] | TCC_EA_RDREQ_LEVEL[5] | TCC_EA_WRREQ[5] | TCC_EA_WRREQ_64B[5] | TCC_EA_RDREQ_IO_CREDIT_STALL[6] | TCC_EA_RDREQ_LEVEL[6] | TCC_EA_WRREQ[6] | TCC_EA_WRREQ_64B[6] | TCC_EA_RDREQ_IO_CREDIT_STALL[7] | TCC_EA_RDREQ_LEVEL[7] | TCC_EA_WRREQ[7] | TCC_EA_WRREQ_64B[7] | TCC_EA_RDREQ_IO_CREDIT_STALL[8] | TCC_EA_RDREQ_LEVEL[8] | TCC_EA_WRREQ[8] | TCC_EA_WRREQ_64B[8] | TCC_EA_RDREQ_IO_CREDIT_STALL[9] | TCC_EA_RDREQ_LEVEL[9] | TCC_EA_WRREQ[9] | TCC_EA_WRREQ_64B[9] | TCC_EA_RDREQ_IO_CREDIT_STALL[10] | TCC_EA_RDREQ_LEVEL[10] | TCC_EA_WRREQ[10] | TCC_EA_WRREQ_64B[10] | TCC_EA_RDREQ_IO_CREDIT_STALL[11] | TCC_EA_RDREQ_LEVEL[11] | TCC_EA_WRREQ[11] | TCC_EA_WRREQ_64B[11] | TCC_EA_RDREQ_IO_CREDIT_STALL[12] | TCC_EA_RDREQ_LEVEL[12] | TCC_EA_WRREQ[12] | TCC_EA_WRREQ_64B[12] | TCC_EA_RDREQ_IO_CREDIT_STALL[13] | TCC_EA_RDREQ_LEVEL[13] | TCC_EA_WRREQ[13] | TCC_EA_WRREQ_64B[13] | TCC_EA_RDREQ_IO_CREDIT_STALL[14] | TCC_EA_RDREQ_LEVEL[14] | TCC_EA_WRREQ[14] | TCC_EA_WRREQ_64B[14] | TCC_EA_RDREQ_IO_CREDIT_STALL[15] | TCC_EA_RDREQ_LEVEL[15] | TCC_EA_WRREQ[15] | TCC_EA_WRREQ_64B[15] | TCC_EA_RDREQ_IO_CREDIT_STALL[16] | TCC_EA_RDREQ_LEVEL[16] | TCC_EA_WRREQ[16] | TCC_EA_WRREQ_64B[16] | TCC_EA_RDREQ_IO_CREDIT_STALL[17] | TCC_EA_RDREQ_LEVEL[17] | TCC_EA_WRREQ[17] | TCC_EA_WRREQ_64B[17] | TCC_EA_RDREQ_IO_CREDIT_STALL[18] | TCC_EA_RDREQ_LEVEL[18] | TCC_EA_WRREQ[18] | TCC_EA_WRREQ_64B[18] | TCC_EA_RDREQ_IO_CREDIT_STALL[19] | TCC_EA_RDREQ_LEVEL[19] | TCC_EA_WRREQ[19] | TCC_EA_WRREQ_64B[19] | TCC_EA_RDREQ_IO_CREDIT_STALL[20] | TCC_EA_RDREQ_LEVEL[20] | TCC_EA_WRREQ[20] | TCC_EA_WRREQ_64B[20] | TCC_EA_RDREQ_IO_CREDIT_STALL[21] | TCC_EA_RDREQ_LEVEL[21] | TCC_EA_WRREQ[21] | TCC_EA_WRREQ_64B[21] | TCC_EA_RDREQ_IO_CREDIT_STALL[22] | TCC_EA_RDREQ_LEVEL[22] | TCC_EA_WRREQ[22] | TCC_EA_WRREQ_64B[22] | TCC_EA_RDREQ_IO_CREDIT_STALL[23] | TCC_EA_RDREQ_LEVEL[23] | TCC_EA_WRREQ[23] | TCC_EA_WRREQ_64B[23] | TCC_EA_RDREQ_IO_CREDIT_STALL[24] | TCC_EA_RDREQ_LEVEL[24] | TCC_EA_WRREQ[24] | TCC_EA_WRREQ_64B[24] | TCC_EA_RDREQ_IO_CREDIT_STALL[25] | TCC_EA_RDREQ_LEVEL[25] | TCC_EA_WRREQ[25] | TCC_EA_WRREQ_64B[25] | TCC_EA_RDREQ_IO_CREDIT_STALL[26] | TCC_EA_RDREQ_LEVEL[26] | TCC_EA_WRREQ[26] | TCC_EA_WRREQ_64B[26] | TCC_EA_RDREQ_IO_CREDIT_STALL[27] | TCC_EA_RDREQ_LEVEL[27] | TCC_EA_WRREQ[27] | TCC_EA_WRREQ_64B[27] | TCC_EA_RDREQ_IO_CREDIT_STALL[28] | TCC_EA_RDREQ_LEVEL[28] | TCC_EA_WRREQ[28] | TCC_EA_WRREQ_64B[28] | TCC_EA_RDREQ_IO_CREDIT_STALL[29] | TCC_EA_RDREQ_LEVEL[29] | TCC_EA_WRREQ[29] | TCC_EA_WRREQ_64B[29] | TCC_EA_RDREQ_IO_CREDIT_STALL[30] | TCC_EA_RDREQ_LEVEL[30] | TCC_EA_WRREQ[30] | TCC_EA_WRREQ_64B[30] | TCC_EA_RDREQ_IO_CREDIT_STALL[31] | TCC_EA_RDREQ_LEVEL[31] | TCC_EA_WRREQ[31] | TCC_EA_WRREQ_64B[31] | wave_size_11 | obj_11 | SQ_INSTS_VALU_MUL_F32 | SQ_INSTS_VALU_FMA_F32 | SQ_INSTS_VALU_TRANS_F32 | SQ_INSTS_VALU_ADD_F64 | SQ_INSTS_VALU_MUL_F64 | SQ_INSTS_VALU_FMA_F64 | SQ_INSTS_VALU_TRANS_F64 | SQ_INSTS_VALU_INT32 | TCP_VOLATILE_sum | TCP_TOTAL_ACCESSES_sum | TCP_TOTAL_READ_sum | TCP_TOTAL_WRITE_sum | TA_BUFFER_ATOMIC_WAVEFRONTS_sum | TA_BUFFER_TOTAL_CYCLES_sum | TD_ATOMIC_WAVEFRONT_sum | TD_STORE_WAVEFRONT_sum | SPI_RA_REQ_NO_ALLOC | SPI_RA_REQ_NO_ALLOC_CSN | CPC_CPC_STAT_STALL | CPC_UTCL1_STALL_ON_TRANSLATION | CPF_CPF_STAT_IDLE | CPF_CPF_TCIU_IDLE | TCC_REQ_sum | TCC_STREAMING_REQ_sum | TCC_HIT_sum | TCC_MISS_sum | wave_size_12 | obj_12 | TCC_HIT[0] | TCC_MISS[0] | TCC_READ[0] | TCC_REQ[0] | TCC_HIT[1] | TCC_MISS[1] | TCC_READ[1] | TCC_REQ[1] | TCC_HIT[2] | TCC_MISS[2] | TCC_READ[2] | TCC_REQ[2] | TCC_HIT[3] | TCC_MISS[3] | TCC_READ[3] | TCC_REQ[3] | TCC_HIT[4] | TCC_MISS[4] | TCC_READ[4] | TCC_REQ[4] | TCC_HIT[5] | TCC_MISS[5] | TCC_READ[5] | TCC_REQ[5] | TCC_HIT[6] | TCC_MISS[6] | TCC_READ[6] | TCC_REQ[6] | TCC_HIT[7] | TCC_MISS[7] | TCC_READ[7] | TCC_REQ[7] | TCC_HIT[8] | TCC_MISS[8] | TCC_READ[8] | TCC_REQ[8] | TCC_HIT[9] | TCC_MISS[9] | TCC_READ[9] | TCC_REQ[9] | TCC_HIT[10] | TCC_MISS[10] | TCC_READ[10] | TCC_REQ[10] | TCC_HIT[11] | TCC_MISS[11] | TCC_READ[11] | TCC_REQ[11] | TCC_HIT[12] | TCC_MISS[12] | TCC_READ[12] | TCC_REQ[12] | TCC_HIT[13] | TCC_MISS[13] | TCC_READ[13] | TCC_REQ[13] | TCC_HIT[14] | TCC_MISS[14] | TCC_READ[14] | TCC_REQ[14] | TCC_HIT[15] | TCC_MISS[15] | TCC_READ[15] | TCC_REQ[15] | TCC_HIT[16] | TCC_MISS[16] | TCC_READ[16] | TCC_REQ[16] | TCC_HIT[17] | TCC_MISS[17] | TCC_READ[17] | TCC_REQ[17] | TCC_HIT[18] | TCC_MISS[18] | TCC_READ[18] | TCC_REQ[18] | TCC_HIT[19] | TCC_MISS[19] | TCC_READ[19] | TCC_REQ[19] | TCC_HIT[20] | TCC_MISS[20] | TCC_READ[20] | TCC_REQ[20] | TCC_HIT[21] | TCC_MISS[21] | TCC_READ[21] | TCC_REQ[21] | TCC_HIT[22] | TCC_MISS[22] | TCC_READ[22] | TCC_REQ[22] | TCC_HIT[23] | TCC_MISS[23] | TCC_READ[23] | TCC_REQ[23] | TCC_HIT[24] | TCC_MISS[24] | TCC_READ[24] | TCC_REQ[24] | TCC_HIT[25] | TCC_MISS[25] | TCC_READ[25] | TCC_REQ[25] | TCC_HIT[26] | TCC_MISS[26] | TCC_READ[26] | TCC_REQ[26] | TCC_HIT[27] | TCC_MISS[27] | TCC_READ[27] | TCC_REQ[27] | TCC_HIT[28] | TCC_MISS[28] | TCC_READ[28] | TCC_REQ[28] | TCC_HIT[29] | TCC_MISS[29] | TCC_READ[29] | TCC_REQ[29] | TCC_HIT[30] | TCC_MISS[30] | TCC_READ[30] | TCC_REQ[30] | TCC_HIT[31] | TCC_MISS[31] | TCC_READ[31] | TCC_REQ[31] | wave_size_13 | obj_13 | TCC_ATOMIC[0] | TCC_CYCLE[0] | TCC_EA_ATOMIC[0] | TCC_EA_ATOMIC_LEVEL[0] | TCC_ATOMIC[1] | TCC_CYCLE[1] | TCC_EA_ATOMIC[1] | TCC_EA_ATOMIC_LEVEL[1] | TCC_ATOMIC[2] | TCC_CYCLE[2] | TCC_EA_ATOMIC[2] | TCC_EA_ATOMIC_LEVEL[2] | TCC_ATOMIC[3] | TCC_CYCLE[3] | TCC_EA_ATOMIC[3] | TCC_EA_ATOMIC_LEVEL[3] | TCC_ATOMIC[4] | TCC_CYCLE[4] | TCC_EA_ATOMIC[4] | TCC_EA_ATOMIC_LEVEL[4] | TCC_ATOMIC[5] | TCC_CYCLE[5] | TCC_EA_ATOMIC[5] | TCC_EA_ATOMIC_LEVEL[5] | TCC_ATOMIC[6] | TCC_CYCLE[6] | TCC_EA_ATOMIC[6] | TCC_EA_ATOMIC_LEVEL[6] | TCC_ATOMIC[7] | TCC_CYCLE[7] | TCC_EA_ATOMIC[7] | TCC_EA_ATOMIC_LEVEL[7] | TCC_ATOMIC[8] | TCC_CYCLE[8] | TCC_EA_ATOMIC[8] | TCC_EA_ATOMIC_LEVEL[8] | TCC_ATOMIC[9] | TCC_CYCLE[9] | TCC_EA_ATOMIC[9] | TCC_EA_ATOMIC_LEVEL[9] | TCC_ATOMIC[10] | TCC_CYCLE[10] | TCC_EA_ATOMIC[10] | TCC_EA_ATOMIC_LEVEL[10] | TCC_ATOMIC[11] | TCC_CYCLE[11] | TCC_EA_ATOMIC[11] | TCC_EA_ATOMIC_LEVEL[11] | TCC_ATOMIC[12] | TCC_CYCLE[12] | TCC_EA_ATOMIC[12] | TCC_EA_ATOMIC_LEVEL[12] | TCC_ATOMIC[13] | TCC_CYCLE[13] | TCC_EA_ATOMIC[13] | TCC_EA_ATOMIC_LEVEL[13] | TCC_ATOMIC[14] | TCC_CYCLE[14] | TCC_EA_ATOMIC[14] | TCC_EA_ATOMIC_LEVEL[14] | TCC_ATOMIC[15] | TCC_CYCLE[15] | TCC_EA_ATOMIC[15] | TCC_EA_ATOMIC_LEVEL[15] | TCC_ATOMIC[16] | TCC_CYCLE[16] | TCC_EA_ATOMIC[16] | TCC_EA_ATOMIC_LEVEL[16] | TCC_ATOMIC[17] | TCC_CYCLE[17] | TCC_EA_ATOMIC[17] | TCC_EA_ATOMIC_LEVEL[17] | TCC_ATOMIC[18] | TCC_CYCLE[18] | TCC_EA_ATOMIC[18] | TCC_EA_ATOMIC_LEVEL[18] | TCC_ATOMIC[19] | TCC_CYCLE[19] | TCC_EA_ATOMIC[19] | TCC_EA_ATOMIC_LEVEL[19] | TCC_ATOMIC[20] | TCC_CYCLE[20] | TCC_EA_ATOMIC[20] | TCC_EA_ATOMIC_LEVEL[20] | TCC_ATOMIC[21] | TCC_CYCLE[21] | TCC_EA_ATOMIC[21] | TCC_EA_ATOMIC_LEVEL[21] | TCC_ATOMIC[22] | TCC_CYCLE[22] | TCC_EA_ATOMIC[22] | TCC_EA_ATOMIC_LEVEL[22] | TCC_ATOMIC[23] | TCC_CYCLE[23] | TCC_EA_ATOMIC[23] | TCC_EA_ATOMIC_LEVEL[23] | TCC_ATOMIC[24] | TCC_CYCLE[24] | TCC_EA_ATOMIC[24] | TCC_EA_ATOMIC_LEVEL[24] | TCC_ATOMIC[25] | TCC_CYCLE[25] | TCC_EA_ATOMIC[25] | TCC_EA_ATOMIC_LEVEL[25] | TCC_ATOMIC[26] | TCC_CYCLE[26] | TCC_EA_ATOMIC[26] | TCC_EA_ATOMIC_LEVEL[26] | TCC_ATOMIC[27] | TCC_CYCLE[27] | TCC_EA_ATOMIC[27] | TCC_EA_ATOMIC_LEVEL[27] | TCC_ATOMIC[28] | TCC_CYCLE[28] | TCC_EA_ATOMIC[28] | TCC_EA_ATOMIC_LEVEL[28] | TCC_ATOMIC[29] | TCC_CYCLE[29] | TCC_EA_ATOMIC[29] | TCC_EA_ATOMIC_LEVEL[29] | TCC_ATOMIC[30] | TCC_CYCLE[30] | TCC_EA_ATOMIC[30] | TCC_EA_ATOMIC_LEVEL[30] | TCC_ATOMIC[31] | TCC_CYCLE[31] | TCC_EA_ATOMIC[31] | TCC_EA_ATOMIC_LEVEL[31] | wave_size_14 | obj_14 | SQ_CYCLES | SQ_BUSY_CYCLES | SQ_WAVES | SQ_INSTS_VALU_CVT | SQ_INSTS_VMEM_WR | SQ_INSTS_VMEM_RD | SQ_INSTS_VMEM | SQ_INSTS_SALU | GRBM_COUNT | GRBM_GUI_ACTIVE | TCP_GATE_EN1_sum | TCP_GATE_EN2_sum | TCP_TD_TCP_STALL_CYCLES_sum | TCP_TCR_TCP_STALL_CYCLES_sum | TA_TA_BUSY_sum | TA_BUFFER_WAVEFRONTS_sum | TD_TD_BUSY_sum | TD_TC_STALL_sum | SPI_CSN_WINDOW_VALID | SPI_CSN_BUSY | CPC_CPC_STAT_BUSY | CPC_CPC_STAT_IDLE | CPF_CPF_STAT_BUSY | CPF_CPF_STAT_STALL | TCC_CYCLE_sum | TCC_BUSY_sum | TCC_PROBE_sum | TCC_PROBE_ALL_sum | wave_size_15 | obj_15 | SQ_WAVE_CYCLES | SQ_WAIT_ANY | SQ_WAIT_INST_ANY | SQ_ACTIVE_INST_ANY | SQ_BUSY_CU_CYCLES | SQ_ACTIVE_INST_VMEM | SQ_ACTIVE_INST_LDS | SQ_ACTIVE_INST_VALU | TCP_UTCL1_TRANSLATION_MISS_sum | TCP_UTCL1_TRANSLATION_HIT_sum | TCP_UTCL1_PERMISSION_MISS_sum | TCP_UTCL1_REQUEST_sum | TA_ADDR_STALLED_BY_TC_CYCLES_sum | TA_TOTAL_WAVEFRONTS_sum | SPI_RA_WAVE_SIMD_FULL_CSN | SPI_RA_VGPR_SIMD_FULL_CSN | CPC_CPC_UTCL2IU_STALL | CPC_ME1_BUSY_FOR_PACKET_DECODE | TCC_EA_WRREQ_sum | TCC_EA_WRREQ_64B_sum | TCC_EA_WR_UNCACHED_32B_sum | TCC_EA_WRREQ_DRAM_sum | wave_size_16 | obj_16 | SQ_ACTIVE_INST_SCA | SQ_ACTIVE_INST_EXP_GDS | SQ_ACTIVE_INST_MISC | SQ_ACTIVE_INST_FLAT | SQ_INST_CYCLES_VMEM_WR | SQ_INST_CYCLES_VMEM_RD | SQ_INST_CYCLES_SMEM | SQ_INST_CYCLES_SALU | TCP_TCP_LATENCY_sum | TCP_TCC_READ_REQ_LATENCY_sum | TCP_TCC_WRITE_REQ_LATENCY_sum | TCP_TCC_READ_REQ_sum | TA_ADDR_STALLED_BY_TD_CYCLES_sum | TA_DATA_STALLED_BY_TC_CYCLES_sum | SPI_RA_SGPR_SIMD_FULL_CSN | SPI_RA_LDS_CU_FULL_CSN | CPC_ME1_DC0_SPI_BUSY | TCC_EA_WRREQ_STALL_sum | TCC_EA_RDREQ_sum | TCC_EA_RDREQ_32B_sum | TCC_EA_RD_UNCACHED_32B_sum | wave_size_17 | obj_17 | TCC_EA_WRREQ_DRAM_CREDIT_STALL[0] | TCC_EA_WRREQ_GMI_CREDIT_STALL[0] | TCC_EA_WRREQ_IO_CREDIT_STALL[0] | TCC_EA_WRREQ_LEVEL[0] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[1] | TCC_EA_WRREQ_GMI_CREDIT_STALL[1] | TCC_EA_WRREQ_IO_CREDIT_STALL[1] | TCC_EA_WRREQ_LEVEL[1] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[2] | TCC_EA_WRREQ_GMI_CREDIT_STALL[2] | TCC_EA_WRREQ_IO_CREDIT_STALL[2] | TCC_EA_WRREQ_LEVEL[2] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[3] | TCC_EA_WRREQ_GMI_CREDIT_STALL[3] | TCC_EA_WRREQ_IO_CREDIT_STALL[3] | TCC_EA_WRREQ_LEVEL[3] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[4] | TCC_EA_WRREQ_GMI_CREDIT_STALL[4] | TCC_EA_WRREQ_IO_CREDIT_STALL[4] | TCC_EA_WRREQ_LEVEL[4] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[5] | TCC_EA_WRREQ_GMI_CREDIT_STALL[5] | TCC_EA_WRREQ_IO_CREDIT_STALL[5] | TCC_EA_WRREQ_LEVEL[5] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[6] | TCC_EA_WRREQ_GMI_CREDIT_STALL[6] | TCC_EA_WRREQ_IO_CREDIT_STALL[6] | TCC_EA_WRREQ_LEVEL[6] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[7] | TCC_EA_WRREQ_GMI_CREDIT_STALL[7] | TCC_EA_WRREQ_IO_CREDIT_STALL[7] | TCC_EA_WRREQ_LEVEL[7] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[8] | TCC_EA_WRREQ_GMI_CREDIT_STALL[8] | TCC_EA_WRREQ_IO_CREDIT_STALL[8] | TCC_EA_WRREQ_LEVEL[8] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[9] | TCC_EA_WRREQ_GMI_CREDIT_STALL[9] | TCC_EA_WRREQ_IO_CREDIT_STALL[9] | TCC_EA_WRREQ_LEVEL[9] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[10] | TCC_EA_WRREQ_GMI_CREDIT_STALL[10] | TCC_EA_WRREQ_IO_CREDIT_STALL[10] | TCC_EA_WRREQ_LEVEL[10] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[11] | TCC_EA_WRREQ_GMI_CREDIT_STALL[11] | TCC_EA_WRREQ_IO_CREDIT_STALL[11] | TCC_EA_WRREQ_LEVEL[11] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[12] | TCC_EA_WRREQ_GMI_CREDIT_STALL[12] | TCC_EA_WRREQ_IO_CREDIT_STALL[12] | TCC_EA_WRREQ_LEVEL[12] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[13] | TCC_EA_WRREQ_GMI_CREDIT_STALL[13] | TCC_EA_WRREQ_IO_CREDIT_STALL[13] | TCC_EA_WRREQ_LEVEL[13] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[14] | TCC_EA_WRREQ_GMI_CREDIT_STALL[14] | TCC_EA_WRREQ_IO_CREDIT_STALL[14] | TCC_EA_WRREQ_LEVEL[14] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[15] | TCC_EA_WRREQ_GMI_CREDIT_STALL[15] | TCC_EA_WRREQ_IO_CREDIT_STALL[15] | TCC_EA_WRREQ_LEVEL[15] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[16] | TCC_EA_WRREQ_GMI_CREDIT_STALL[16] | TCC_EA_WRREQ_IO_CREDIT_STALL[16] | TCC_EA_WRREQ_LEVEL[16] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[17] | TCC_EA_WRREQ_GMI_CREDIT_STALL[17] | TCC_EA_WRREQ_IO_CREDIT_STALL[17] | TCC_EA_WRREQ_LEVEL[17] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[18] | TCC_EA_WRREQ_GMI_CREDIT_STALL[18] | TCC_EA_WRREQ_IO_CREDIT_STALL[18] | TCC_EA_WRREQ_LEVEL[18] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[19] | TCC_EA_WRREQ_GMI_CREDIT_STALL[19] | TCC_EA_WRREQ_IO_CREDIT_STALL[19] | TCC_EA_WRREQ_LEVEL[19] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[20] | TCC_EA_WRREQ_GMI_CREDIT_STALL[20] | TCC_EA_WRREQ_IO_CREDIT_STALL[20] | TCC_EA_WRREQ_LEVEL[20] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[21] | TCC_EA_WRREQ_GMI_CREDIT_STALL[21] | TCC_EA_WRREQ_IO_CREDIT_STALL[21] | TCC_EA_WRREQ_LEVEL[21] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[22] | TCC_EA_WRREQ_GMI_CREDIT_STALL[22] | TCC_EA_WRREQ_IO_CREDIT_STALL[22] | TCC_EA_WRREQ_LEVEL[22] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[23] | TCC_EA_WRREQ_GMI_CREDIT_STALL[23] | TCC_EA_WRREQ_IO_CREDIT_STALL[23] | TCC_EA_WRREQ_LEVEL[23] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[24] | TCC_EA_WRREQ_GMI_CREDIT_STALL[24] | TCC_EA_WRREQ_IO_CREDIT_STALL[24] | TCC_EA_WRREQ_LEVEL[24] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[25] | TCC_EA_WRREQ_GMI_CREDIT_STALL[25] | TCC_EA_WRREQ_IO_CREDIT_STALL[25] | TCC_EA_WRREQ_LEVEL[25] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[26] | TCC_EA_WRREQ_GMI_CREDIT_STALL[26] | TCC_EA_WRREQ_IO_CREDIT_STALL[26] | TCC_EA_WRREQ_LEVEL[26] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[27] | TCC_EA_WRREQ_GMI_CREDIT_STALL[27] | TCC_EA_WRREQ_IO_CREDIT_STALL[27] | TCC_EA_WRREQ_LEVEL[27] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[28] | TCC_EA_WRREQ_GMI_CREDIT_STALL[28] | TCC_EA_WRREQ_IO_CREDIT_STALL[28] | TCC_EA_WRREQ_LEVEL[28] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[29] | TCC_EA_WRREQ_GMI_CREDIT_STALL[29] | TCC_EA_WRREQ_IO_CREDIT_STALL[29] | TCC_EA_WRREQ_LEVEL[29] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[30] | TCC_EA_WRREQ_GMI_CREDIT_STALL[30] | TCC_EA_WRREQ_IO_CREDIT_STALL[30] | TCC_EA_WRREQ_LEVEL[30] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[31] | TCC_EA_WRREQ_GMI_CREDIT_STALL[31] | TCC_EA_WRREQ_IO_CREDIT_STALL[31] | TCC_EA_WRREQ_LEVEL[31] | wave_size_18 | obj_18 | SQ_WAVES_LT_32 | SQ_WAVES_LT_16 | SQ_ITEMS | SQ_LDS_MEM_VIOLATIONS | SQ_LDS_ATOMIC_RETURN | SQ_LDS_IDX_ACTIVE | SQ_WAVES_RESTORED | SQ_WAVES_SAVED | TCP_TCC_NC_WRITE_REQ_sum | TCP_TCC_NC_ATOMIC_REQ_sum | TCP_TCC_UC_READ_REQ_sum | TCP_TCC_UC_WRITE_REQ_sum | TA_FLAT_WRITE_WAVEFRONTS_sum | TA_FLAT_ATOMIC_WAVEFRONTS_sum | SPI_RA_WVLIM_STALL_CSN | SPI_SWC_CSC_WR | TCC_NORMAL_EVICT_sum | TCC_ALL_TC_OP_INV_EVICT_sum | TCC_TOO_MANY_EA_WRREQS_STALL_sum | TCC_EA_ATOMIC_sum | Start_Timestamp | End_Timestamp |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 2 | 0 | vecCopy(double*, double*, double*, int, int) [clone .kd] | 2 | 1048576 | 256 | 0 | 0 | 8 | 0 | 16 | 64 | 0x7f2c5d468ec0 | 131072 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384 | 0 | 39253961.0 | 35213232.0 | 0.0 | 64 | 0x7fa1fea70ec0 | 6365 | 0 | 4096 | 6434 | 0 | 4096 | 6346 | 0 | 4096 | 6410 | 0 | 4096 | 6401 | 0 | 4096 | 6382 | 0 | 4096 | 6372 | 0 | 4096 | 6392 | 0 | 4096 | 6393 | 0 | 4096 | 6370 | 0 | 4096 | 6437 | 0 | 4096 | 6346 | 0 | 4096 | 6414 | 0 | 4096 | 6407 | 0 | 4096 | 6385 | 0 | 4096 | 6378 | 0 | 4096 | 6394 | 0 | 4096 | 6410 | 0 | 4096 | 6401 | 0 | 4096 | 6404 | 0 | 4096 | 6410 | 0 | 4096 | 6406 | 0 | 4096 | 6334 | 0 | 4096 | 6560 | 0 | 4096 | 6393 | 0 | 4096 | 6396 | 0 | 4096 | 6415 | 0 | 4096 | 6403 | 0 | 4096 | 6408 | 0 | 4096 | 6413 | 0 | 4096 | 6406 | 0 | 4096 | 6336 | 0 | 4096 | 64 | 0x7f087ea98ec0 | 1298 | 117340 | 0 | 0 | 65536 | 63800 | 56 | 1680 | 64 | 0x7f4bbf8fcec0 | 0 | 0 | 0 | 0 | 0 | 0 | 168 | 56 | 131072.0 | 131072.0 | 0.0 | 975198.0 | 64 | 0x7fb308240ec0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4099 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 266 | 0 | 4097 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4100 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 64 | 0x7f4bf25e4ec0 | 0 | 0 | 0 | 224 | 0 | 65536 | 64236 | 56 | 64 | 0x7f91bead8ec0 | 32768 | 32768 | 0 | 64 | 0x7f4897aa0ec0 | 0 | 65536 | 32768 | 0 | 0 | 0 | 16384 | 16384 | 0.0 | 0.0 | 0.0 | 524288.0 | 0.0 | 0.0 | 0.0 | 10520 | 0 | 816 | 28612 | 0 | 73514.0 | 131072.0 | 0.0 | 65568.0 | 64 | 0x7f3655978ec0 | 0 | 393216 | 163840 | 0 | 0 | 0 | 0 | 0 | 17739 | 0.0 | 0.0 | 0.0 | 32768.0 | 0.0 | 0.0 | 375.0 | 32768.0 | 4096 | 16384 | 352 | 28322 | 2013 | 0 | 56.0 | 7.0 | 0.0 | 203422.0 | 64 | 0x7f68d75f8ec0 | 10485760 | 65536 | 0 | 0 | 0 | 16384 | 0 | 0 | 131072.0 | 0.0 | 0.0 | 0.0 | 32768.0 | 16384.0 | 0 | 0 | 131079.0 | 35349.0 | 46161.0 | 19375.0 | 64 | 0x7f7666930ec0 | 0 | 1142487 | 4096 | 4096 | 0 | 1229074 | 4096 | 4096 | 0 | 1286730 | 4096 | 4096 | 0 | 1186682 | 4096 | 4096 | 0 | 1214538 | 4096 | 4096 | 0 | 1452747 | 4096 | 4096 | 0 | 1116622 | 4096 | 4096 | 0 | 1427244 | 4096 | 4096 | 0 | 1023388 | 4096 | 4096 | 0 | 1349795 | 4096 | 4096 | 0 | 1187612 | 4096 | 4096 | 0 | 1180743 | 4096 | 4096 | 0 | 1203726 | 4096 | 4096 | 0 | 1253545 | 4096 | 4096 | 0 | 1331822 | 4096 | 4096 | 0 | 1252342 | 4096 | 4096 | 0 | 1163116 | 4096 | 4096 | 0 | 1217274 | 4096 | 4096 | 0 | 1125853 | 4096 | 4096 | 0 | 1299207 | 4096 | 4096 | 0 | 1138773 | 4096 | 4096 | 0 | 1019506 | 4096 | 4096 | 0 | 1211606 | 4096 | 4096 | 0 | 1304581 | 4096 | 4096 | 0 | 1375961 | 4096 | 4096 | 0 | 1140304 | 4096 | 4096 | 0 | 1112153 | 4096 | 4096 | 0 | 1468582 | 4096 | 4096 | 0 | 1453198 | 4096 | 4096 | 0 | 1163585 | 4096 | 4096 | 0 | 1047285 | 4096 | 4096 | 0 | 1333634 | 4096 | 4096 | 64 | 0x7fc92a420ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 114688 | 2097152.0 | 2097152.0 | 1048576.0 | 1048576.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 12804 | 19568 | 8089 | 545 | 0 | 26441 | 204262.0 | 0.0 | 73181.0 | 131081.0 | 64 | 0x7fc606e68ec0 | 2252 | 4096 | 2252 | 6348 | 2267 | 4096 | 2267 | 6363 | 2251 | 4096 | 2251 | 6347 | 2401 | 4097 | 2402 | 6498 | 2224 | 4096 | 2224 | 6320 | 2285 | 4096 | 2285 | 6381 | 2288 | 4096 | 2288 | 6384 | 2338 | 4097 | 2339 | 6435 | 2339 | 4096 | 2339 | 6435 | 2252 | 4096 | 2252 | 6348 | 2267 | 4096 | 2267 | 6363 | 2256 | 4096 | 2256 | 6352 | 2343 | 4096 | 2343 | 6439 | 2226 | 4096 | 2226 | 6322 | 2283 | 4096 | 2283 | 6379 | 2287 | 4096 | 2287 | 6383 | 2280 | 4096 | 2280 | 6376 | 2301 | 4096 | 2301 | 6397 | 2274 | 4097 | 2275 | 6371 | 2253 | 4096 | 2253 | 6349 | 2347 | 4096 | 2347 | 6443 | 2324 | 4096 | 2324 | 6420 | 2255 | 4096 | 2255 | 6351 | 2449 | 4098 | 2451 | 6547 | 2286 | 4096 | 2286 | 6382 | 2279 | 4096 | 2279 | 6375 | 2300 | 4097 | 2301 | 6397 | 2272 | 4096 | 2272 | 6368 | 2257 | 4096 | 2257 | 6353 | 2349 | 4096 | 2349 | 6445 | 2328 | 4096 | 2328 | 6424 | 2256 | 4096 | 2256 | 6352 | 64 | 0x7f1617aecec0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 0 | 28093 | 0 | 0 | 64 | 0x7f06b9b18ec0 | 227592 | 125929 | 16384 | 0 | 16384 | 16384 | 32768 | 49152 | 28448 | 28448 | 1914606.0 | 1324797.0 | 3737.0 | 160950.0 | 1031983.0 | 0.0 | 1317068.0 | 1019057.0 | 225881 | 134056 | 28448 | 0 | 28448 | 0 | 910336.0 | 483111.0 | 0.0 | 0.0 | 64 | 0x7ff8b65f8ec0 | 11066460 | 9777421 | 944975 | 344064 | 1650503 | 0 | 0 | 163840 | 832.0 | 515140.0 | 0.0 | 524288.0 | 254785.0 | 32768.0 | 516841 | 0 | 0 | 11227 | 131072.0 | 131072.0 | 0.0 | 131072.0 | 64 | 0x7f133d0c8ec0 | 114688 | 0 | 32768 | 32768 | 16384 | 16384 | 65536 | 49152 | 27662286.0 | 84151659.0 | 38864728.0 | 131072.0 | 0.0 | 250759.0 | 0 | 0 | 14614 | 111.0 | 131082.0 | 0.0 | 12.0 | 64 | 0x7f71bedd8ec0 | 0 | 0 | 0 | 1027304 | 57 | 0 | 0 | 1156762 | 0 | 0 | 0 | 1113068 | 0 | 0 | 0 | 1143141 | 0 | 0 | 0 | 1101986 | 39 | 0 | 0 | 1222289 | 16 | 0 | 0 | 1120098 | 0 | 0 | 0 | 1164210 | 0 | 0 | 0 | 985034 | 60 | 0 | 0 | 1113623 | 59 | 0 | 0 | 1099586 | 0 | 0 | 0 | 1106983 | 0 | 0 | 0 | 1065378 | 0 | 0 | 0 | 1118486 | 46 | 0 | 0 | 1158091 | 0 | 0 | 0 | 1167719 | 113 | 0 | 0 | 1121198 | 31 | 0 | 0 | 1111729 | 243 | 0 | 0 | 1191012 | 57 | 0 | 0 | 1080700 | 36 | 0 | 0 | 1161006 | 55 | 0 | 0 | 1249043 | 0 | 0 | 0 | 1087152 | 0 | 0 | 0 | 1085012 | 0 | 0 | 0 | 1096423 | 14 | 0 | 0 | 1017630 | 0 | 0 | 0 | 1104846 | 98 | 0 | 0 | 1207167 | 76 | 0 | 0 | 1215619 | 0 | 0 | 0 | 1117373 | 38 | 0 | 0 | 1216196 | 0 | 0 | 0 | 1162268 | 64 | 0x7f66e9e98ec0 | 0 | 0 | 1048576 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 0.0 | 0 | 32768 | 65551.0 | 0.0 | 0.0 | 0.0 | 1413827795608813 | 1413827795628973 |
| 3 | 1 | vecCopy(double*, double*, double*, int, int) [clone .kd] | 2 | 1048576 | 256 | 0 | 0 | 8 | 0 | 16 | 64 | 0x7f2c5d468ec0 | 131072 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384 | 0 | 114069729.0 | 58062823.0 | 0.0 | 64 | 0x7fa1fea70ec0 | 6300 | 0 | 4096 | 6267 | 0 | 4096 | 6254 | 0 | 4096 | 6244 | 0 | 4096 | 6251 | 0 | 4096 | 6270 | 0 | 4096 | 6242 | 0 | 4096 | 6251 | 0 | 4096 | 6250 | 0 | 4096 | 6299 | 0 | 4096 | 6270 | 0 | 4096 | 6260 | 0 | 4096 | 6243 | 0 | 4096 | 6258 | 0 | 4096 | 6268 | 0 | 4096 | 6244 | 0 | 4096 | 6266 | 0 | 4096 | 6275 | 0 | 4096 | 6287 | 0 | 4096 | 6273 | 0 | 4096 | 6257 | 0 | 4096 | 6260 | 0 | 4096 | 6295 | 0 | 4096 | 6281 | 0 | 4096 | 6283 | 0 | 4096 | 6268 | 0 | 4096 | 6280 | 0 | 4096 | 6289 | 0 | 4096 | 6274 | 0 | 4096 | 6260 | 0 | 4096 | 6261 | 0 | 4096 | 6297 | 0 | 4096 | 64 | 0x7f087ea98ec0 | 0 | 184192 | 0 | 0 | 65536 | 63800 | 56 | 1680 | 64 | 0x7f4bbf8fcec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 56 | 131072.0 | 131072.0 | 0.0 | 2028771.0 | 64 | 0x7fb308240ec0 | 4096 | 0 | 6 | 0 | 4096 | 0 | 10 | 0 | 4096 | 0 | 2426 | 0 | 4096 | 0 | 684 | 0 | 4096 | 0 | 1603 | 0 | 4096 | 0 | 339 | 0 | 4096 | 0 | 0 | 0 | 4099 | 0 | 241 | 0 | 4096 | 0 | 133 | 0 | 4099 | 0 | 241 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 74 | 0 | 4096 | 0 | 1316 | 0 | 4096 | 0 | 240 | 0 | 4096 | 0 | 286 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 364 | 0 | 4096 | 0 | 213 | 0 | 4097 | 0 | 190 | 0 | 4096 | 0 | 798 | 0 | 4096 | 0 | 379 | 0 | 4096 | 0 | 713 | 0 | 4096 | 0 | 0 | 0 | 4097 | 0 | 258 | 0 | 4096 | 0 | 571 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 114 | 0 | 4096 | 0 | 197 | 0 | 4096 | 0 | 134 | 0 | 4096 | 0 | 0 | 0 | 4097 | 0 | 1061 | 0 | 4096 | 0 | 873 | 0 | 64 | 0x7f4bf25e4ec0 | 0 | 0 | 0 | 56 | 0 | 65536 | 65536 | 0 | 64 | 0x7f91bead8ec0 | 32768 | 32768 | 0 | 64 | 0x7f4897aa0ec0 | 0 | 65536 | 32768 | 0 | 0 | 0 | 16384 | 16384 | 0.0 | 0.0 | 0.0 | 524288.0 | 0.0 | 0.0 | 0.0 | 15622 | 0 | 819 | 36383 | 0 | 68989.0 | 131072.0 | 0.0 | 45426.0 | 64 | 0x7f3655978ec0 | 0 | 393216 | 163840 | 0 | 0 | 0 | 0 | 0 | 28912 | 0.0 | 0.0 | 0.0 | 32768.0 | 0.0 | 0.0 | 224.0 | 32768.0 | 4096 | 16384 | 302 | 40866 | 2086 | 0 | 56.0 | 9.0 | 0.0 | 200577.0 | 64 | 0x7f68d75f8ec0 | 10485760 | 65536 | 0 | 0 | 0 | 16384 | 0 | 0 | 131072.0 | 0.0 | 0.0 | 0.0 | 32768.0 | 16384.0 | 0 | 0 | 131080.0 | 87555.0 | 45636.0 | 0.0 | 64 | 0x7f7666930ec0 | 0 | 3817402 | 2816 | 2816 | 0 | 3057931 | 2842 | 2842 | 0 | 3148073 | 2860 | 2860 | 0 | 5130266 | 2868 | 2868 | 0 | 3366657 | 2908 | 2908 | 0 | 3900287 | 2868 | 2868 | 0 | 3259050 | 2840 | 2840 | 0 | 3590621 | 2812 | 2812 | 0 | 3007635 | 2810 | 2810 | 0 | 3468943 | 2816 | 2816 | 0 | 3042322 | 2844 | 2844 | 0 | 3913503 | 2864 | 2864 | 0 | 3702565 | 2864 | 2864 | 0 | 3764853 | 2912 | 2912 | 0 | 3210390 | 2864 | 2864 | 0 | 3835531 | 2840 | 2840 | 0 | 3773751 | 2812 | 2812 | 0 | 3448747 | 2848 | 2848 | 0 | 3189836 | 2830 | 2830 | 0 | 3625697 | 2822 | 2822 | 0 | 3090491 | 2832 | 2832 | 0 | 3815209 | 2880 | 2880 | 0 | 4014589 | 2848 | 2848 | 0 | 5073018 | 2848 | 2848 | 0 | 4566402 | 2846 | 2846 | 0 | 2947008 | 2812 | 2812 | 0 | 3344825 | 2844 | 2844 | 0 | 3390345 | 2836 | 2836 | 0 | 4049358 | 2832 | 2832 | 0 | 4845057 | 2832 | 2832 | 0 | 4153254 | 2880 | 2880 | 0 | 3555443 | 2840 | 2840 | 64 | 0x7fc92a420ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 114688 | 2097152.0 | 2097152.0 | 1048576.0 | 1048576.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 30514 | 28147 | 9536 | 2903 | 0 | 39018 | 201090.0 | 0.0 | 70007.0 | 131083.0 | 64 | 0x7fc606e68ec0 | 2140 | 4097 | 2141 | 6237 | 2171 | 4096 | 2171 | 6267 | 2155 | 4096 | 2155 | 6251 | 2246 | 4097 | 2247 | 6343 | 2202 | 4096 | 2202 | 6298 | 2205 | 4096 | 2205 | 6301 | 2198 | 4096 | 2198 | 6294 | 2170 | 4097 | 2171 | 6267 | 2173 | 4096 | 2173 | 6269 | 2139 | 4096 | 2139 | 6235 | 2179 | 4096 | 2179 | 6275 | 2161 | 4096 | 2161 | 6257 | 2198 | 4096 | 2198 | 6294 | 2208 | 4096 | 2208 | 6304 | 2209 | 4096 | 2209 | 6305 | 2195 | 4096 | 2195 | 6291 | 2185 | 4096 | 2185 | 6281 | 2159 | 4096 | 2159 | 6255 | 2140 | 4099 | 2143 | 6239 | 2161 | 4096 | 2161 | 6257 | 2169 | 4096 | 2169 | 6265 | 2214 | 4097 | 2215 | 6311 | 2178 | 4096 | 2178 | 6274 | 2203 | 4096 | 2203 | 6299 | 2202 | 4096 | 2202 | 6298 | 2185 | 4096 | 2185 | 6281 | 2154 | 4097 | 2155 | 6251 | 2146 | 4096 | 2146 | 6242 | 2166 | 4096 | 2166 | 6262 | 2171 | 4096 | 2171 | 6267 | 2214 | 4096 | 2214 | 6310 | 2176 | 4096 | 2176 | 6272 | 64 | 0x7f1617aecec0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 0 | 40392 | 0 | 0 | 64 | 0x7f06b9b18ec0 | 324928 | 218631 | 16384 | 0 | 16384 | 16384 | 32768 | 49152 | 40615 | 40615 | 3115268.0 | 2405993.0 | 4041.0 | 351534.0 | 1673731.0 | 0.0 | 2393856.0 | 2084390.0 | 324920 | 226891 | 40615 | 0 | 40615 | 0 | 1299680.0 | 766390.0 | 0.0 | 0.0 | 64 | 0x7ff8b65f8ec0 | 18949042 | 17706258 | 898720 | 344064 | 2729655 | 0 | 0 | 163840 | 832.0 | 515148.0 | 0.0 | 524288.0 | 513645.0 | 32768.0 | 913852 | 0 | 0 | 13549 | 91124.0 | 91124.0 | 0.0 | 91124.0 | 64 | 0x7f133d0c8ec0 | 114688 | 0 | 32768 | 32768 | 16384 | 16384 | 65536 | 49152 | 59702636.0 | 191335600.0 | 50300706.0 | 131072.0 | 0.0 | 489313.0 | 0 | 0 | 24665 | 5813.0 | 131073.0 | 0.0 | 0.0 | 64 | 0x7f71bedd8ec0 | 98 | 0 | 0 | 2219003 | 115 | 0 | 0 | 1800442 | 0 | 0 | 0 | 1546737 | 0 | 0 | 0 | 2027002 | 0 | 0 | 0 | 1708615 | 421 | 0 | 0 | 2382792 | 177 | 0 | 0 | 1887090 | 0 | 0 | 0 | 2098711 | 102 | 0 | 0 | 2067074 | 52 | 0 | 0 | 2098447 | 0 | 0 | 0 | 1838126 | 0 | 0 | 0 | 1615302 | 0 | 0 | 0 | 1760277 | 0 | 0 | 0 | 1780981 | 0 | 0 | 0 | 1888950 | 0 | 0 | 0 | 1995306 | 0 | 0 | 0 | 1598117 | 0 | 0 | 0 | 1538243 | 0 | 0 | 0 | 1628528 | 76 | 0 | 0 | 1928686 | 0 | 0 | 0 | 1812582 | 0 | 0 | 0 | 1675537 | 0 | 0 | 0 | 1730533 | 0 | 0 | 0 | 2052357 | 0 | 0 | 0 | 1928895 | 386 | 0 | 0 | 2164747 | 0 | 0 | 0 | 1768352 | 0 | 0 | 0 | 1810076 | 0 | 0 | 0 | 1985767 | 0 | 0 | 0 | 1555926 | 0 | 0 | 0 | 2302655 | 0 | 0 | 0 | 1889393 | 64 | 0x7f66e9e98ec0 | 0 | 0 | 1048576 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 0.0 | 0 | 32768 | 65550.0 | 0.0 | 0.0 | 0.0 | 1413827795648013 | 1413827795663693 |
| 4 | 2 | vecCopy(double*, double*, double*, int, int) [clone .kd] | 2 | 1048576 | 256 | 0 | 0 | 8 | 0 | 16 | 64 | 0x7f2c5d468ec0 | 131072 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384 | 0 | 120631317.0 | 58749625.0 | 0.0 | 64 | 0x7fa1fea70ec0 | 6243 | 0 | 4096 | 6287 | 0 | 4096 | 6278 | 0 | 4096 | 6277 | 0 | 4096 | 6265 | 0 | 4096 | 6257 | 0 | 4096 | 6242 | 0 | 4096 | 6247 | 0 | 4096 | 6243 | 0 | 4096 | 6248 | 0 | 4096 | 6287 | 0 | 4096 | 6278 | 0 | 4096 | 6282 | 0 | 4096 | 6265 | 0 | 4096 | 6260 | 0 | 4096 | 6247 | 0 | 4096 | 6262 | 0 | 4096 | 6239 | 0 | 4096 | 6263 | 0 | 4096 | 6260 | 0 | 4096 | 6244 | 0 | 4096 | 6263 | 0 | 4096 | 6248 | 0 | 4096 | 6262 | 0 | 4096 | 6266 | 0 | 4096 | 6260 | 0 | 4096 | 6245 | 0 | 4096 | 6263 | 0 | 4096 | 6260 | 0 | 4096 | 6248 | 0 | 4096 | 6266 | 0 | 4096 | 6255 | 0 | 4096 | 64 | 0x7f087ea98ec0 | 0 | 187466 | 0 | 0 | 65536 | 63800 | 56 | 1680 | 64 | 0x7f4bbf8fcec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 56 | 131072.0 | 131072.0 | 0.0 | 2031212.0 | 64 | 0x7fb308240ec0 | 4096 | 0 | 130 | 0 | 4096 | 0 | 88 | 0 | 4096 | 0 | 46 | 0 | 4096 | 0 | 1032 | 0 | 4096 | 0 | 122 | 0 | 4096 | 0 | 296 | 0 | 4096 | 0 | 41 | 0 | 4099 | 0 | 432 | 0 | 4096 | 0 | 0 | 0 | 4099 | 0 | 278 | 0 | 4096 | 0 | 149 | 0 | 4096 | 0 | 538 | 0 | 4096 | 0 | 524 | 0 | 4096 | 0 | 78 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 342 | 0 | 4096 | 0 | 100 | 0 | 4097 | 0 | 185 | 0 | 4096 | 0 | 422 | 0 | 4096 | 0 | 785 | 0 | 4096 | 0 | 507 | 0 | 4096 | 0 | 247 | 0 | 4097 | 0 | 91 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 158 | 0 | 4096 | 0 | 103 | 0 | 4096 | 0 | 45 | 0 | 4096 | 0 | 592 | 0 | 4096 | 0 | 79 | 0 | 4097 | 0 | 243 | 0 | 4096 | 0 | 0 | 0 | 64 | 0x7f4bf25e4ec0 | 0 | 0 | 0 | 56 | 0 | 65536 | 65536 | 0 | 64 | 0x7f91bead8ec0 | 32768 | 32768 | 0 | 64 | 0x7f4897aa0ec0 | 0 | 65536 | 32768 | 0 | 0 | 0 | 16384 | 16384 | 0.0 | 0.0 | 0.0 | 524288.0 | 0.0 | 0.0 | 0.0 | 21175 | 0 | 2716 | 39346 | 0 | 69881.0 | 131072.0 | 0.0 | 45640.0 | 64 | 0x7f3655978ec0 | 0 | 393216 | 163840 | 0 | 0 | 0 | 0 | 0 | 29044 | 0.0 | 0.0 | 0.0 | 32768.0 | 0.0 | 0.0 | 198.0 | 32768.0 | 4096 | 16384 | 302 | 40572 | 2050 | 0 | 56.0 | 9.0 | 0.0 | 200571.0 | 64 | 0x7f68d75f8ec0 | 10485760 | 65536 | 0 | 0 | 0 | 16384 | 0 | 0 | 131072.0 | 0.0 | 0.0 | 0.0 | 32768.0 | 16384.0 | 0 | 0 | 131080.0 | 86170.0 | 45529.0 | 0.0 | 64 | 0x7f7666930ec0 | 0 | 3121915 | 2846 | 2846 | 0 | 3343959 | 2892 | 2892 | 0 | 4173289 | 2880 | 2880 | 0 | 4020415 | 2880 | 2880 | 0 | 4530011 | 2888 | 2888 | 0 | 4177127 | 2854 | 2854 | 0 | 3280655 | 2852 | 2852 | 0 | 3794503 | 2812 | 2812 | 0 | 3018000 | 2812 | 2812 | 0 | 3197890 | 2848 | 2848 | 0 | 3464976 | 2892 | 2892 | 0 | 3369812 | 2880 | 2880 | 0 | 3147361 | 2884 | 2884 | 0 | 3825851 | 2892 | 2892 | 0 | 4114503 | 2852 | 2852 | 0 | 3167547 | 2856 | 2856 | 0 | 3762102 | 2804 | 2804 | 0 | 3800522 | 2824 | 2824 | 0 | 2989675 | 2860 | 2860 | 0 | 3905679 | 2884 | 2884 | 0 | 2787161 | 2852 | 2852 | 0 | 3425174 | 2908 | 2908 | 0 | 5373882 | 2840 | 2840 | 0 | 3539954 | 2848 | 2848 | 0 | 3661571 | 2856 | 2856 | 0 | 3220649 | 2808 | 2808 | 0 | 4243443 | 2826 | 2826 | 0 | 4441318 | 2860 | 2860 | 0 | 3031166 | 2880 | 2880 | 0 | 3345058 | 2860 | 2860 | 0 | 3087765 | 2908 | 2908 | 0 | 5000882 | 2846 | 2846 | 64 | 0x7fc92a420ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 114688 | 2097152.0 | 2097152.0 | 1048576.0 | 1048576.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 31116 | 28014 | 9546 | 2778 | 0 | 39002 | 200948.0 | 0.0 | 69867.0 | 131081.0 | 64 | 0x7fc606e68ec0 | 2174 | 4097 | 2175 | 6271 | 2164 | 4096 | 2164 | 6260 | 2160 | 4096 | 2160 | 6256 | 2238 | 4097 | 2239 | 6335 | 2128 | 4096 | 2128 | 6224 | 2155 | 4096 | 2155 | 6251 | 2170 | 4096 | 2170 | 6266 | 2192 | 4097 | 2193 | 6289 | 2194 | 4096 | 2194 | 6290 | 2174 | 4096 | 2174 | 6270 | 2172 | 4096 | 2172 | 6268 | 2156 | 4096 | 2156 | 6252 | 2184 | 4096 | 2184 | 6280 | 2129 | 4096 | 2129 | 6225 | 2160 | 4096 | 2160 | 6256 | 2172 | 4096 | 2172 | 6268 | 2165 | 4096 | 2165 | 6261 | 2181 | 4096 | 2181 | 6277 | 2161 | 4099 | 2164 | 6260 | 2181 | 4096 | 2181 | 6277 | 2192 | 4096 | 2192 | 6288 | 2163 | 4097 | 2164 | 6260 | 2147 | 4096 | 2147 | 6243 | 2145 | 4096 | 2145 | 6241 | 2148 | 4096 | 2148 | 6244 | 2165 | 4096 | 2165 | 6261 | 2181 | 4097 | 2182 | 6278 | 2162 | 4096 | 2162 | 6258 | 2183 | 4096 | 2183 | 6279 | 2196 | 4096 | 2196 | 6292 | 2163 | 4096 | 2163 | 6259 | 2148 | 4096 | 2148 | 6244 | 64 | 0x7f1617aecec0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 0 | 41549 | 0 | 0 | 64 | 0x7f06b9b18ec0 | 333800 | 223701 | 16384 | 0 | 16384 | 16384 | 32768 | 49152 | 41724 | 41724 | 3185471.0 | 2514818.0 | 4616.0 | 412078.0 | 1679449.0 | 0.0 | 2503089.0 | 2196591.0 | 333792 | 233001 | 41724 | 0 | 41724 | 0 | 1335168.0 | 788483.0 | 0.0 | 0.0 | 64 | 0x7ff8b65f8ec0 | 19924267 | 18401680 | 1178523 | 344064 | 2868279 | 0 | 0 | 163840 | 832.0 | 515150.0 | 0.0 | 524288.0 | 578430.0 | 32768.0 | 1071715 | 0 | 0 | 13175 | 91226.0 | 91226.0 | 0.0 | 91226.0 | 64 | 0x7f133d0c8ec0 | 114688 | 0 | 32768 | 32768 | 16384 | 16384 | 65536 | 49152 | 55637354.0 | 197622583.0 | 45590753.0 | 131072.0 | 0.0 | 507638.0 | 0 | 0 | 24600 | 35206.0 | 131081.0 | 0.0 | 16.0 | 64 | 0x7f71bedd8ec0 | 51 | 0 | 0 | 1748831 | 224 | 0 | 0 | 2260937 | 749 | 0 | 0 | 2342828 | 343 | 0 | 0 | 2293545 | 2150 | 0 | 0 | 2360878 | 877 | 0 | 0 | 2163162 | 0 | 0 | 0 | 1527304 | 643 | 0 | 0 | 2438893 | 87 | 0 | 0 | 1823290 | 172 | 0 | 0 | 1842056 | 0 | 0 | 0 | 1621751 | 1336 | 0 | 0 | 2035212 | 600 | 0 | 0 | 2105664 | 526 | 0 | 0 | 2140025 | 509 | 0 | 0 | 1828422 | 0 | 0 | 0 | 1528346 | 0 | 0 | 0 | 1382608 | 0 | 0 | 0 | 1470461 | 0 | 0 | 0 | 1677202 | 564 | 0 | 0 | 2327795 | 160 | 0 | 0 | 2011773 | 185 | 0 | 0 | 1660625 | 275 | 0 | 0 | 1694512 | 537 | 0 | 0 | 2097679 | 470 | 0 | 0 | 2014009 | 0 | 0 | 0 | 1601614 | 0 | 0 | 0 | 1631859 | 0 | 0 | 0 | 1843906 | 464 | 0 | 0 | 2235413 | 340 | 0 | 0 | 1879917 | 40 | 0 | 0 | 1598936 | 481 | 0 | 0 | 2109215 | 64 | 0x7f66e9e98ec0 | 0 | 0 | 1048576 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 0.0 | 0 | 32768 | 65552.0 | 0.0 | 0.0 | 0.0 | 1413827795717293 | 1413827795733933 |