Files
rocm-systems/tests/workloads/ipblocks_SQ_CPC/MI200/pmc_perf.csv
T
JoseSantosAMD da506ad9b5 Pytest add mi200 to analyze workloads (#334)
* Updated links in documentation. (#328)

Updated to reflect new GitHub organization.
Fixed broken links to GitHub pages.

Signed-off-by: David Galiffi <David.Galiffi@amd.com>

* update branch for 2.x documentation builds

Signed-off-by: Karl W. Schulz <karl.schulz@amd.com>

* update checkout action and use concurrency instead of cancel-workflow-action

Signed-off-by: Karl W. Schulz <karl.schulz@amd.com>

* test addition of user option for container launch

Signed-off-by: Karl W. Schulz <karl.schulz@amd.com>

* remove --user option for container, try chown instead

Signed-off-by: Karl W. Schulz <karl.schulz@amd.com>

* fixing yaml syntax

Signed-off-by: Karl W. Schulz <karl.schulz@amd.com>

* reorder job step - start with checkout

Signed-off-by: Karl W. Schulz <karl.schulz@amd.com>

* restore missing run directive

Signed-off-by: Karl W. Schulz <karl.schulz@amd.com>

* Update workloads to include log.txt
Add missing MI200 workloads

Signed-off-by: Jose Santos <josantos@amd.com>

* Signed-off-by: Jose Santos <josantos@amd.com>
Add vcopy workload for tests

* Change exit codes for caught failures

Signed-off-by: Jose Santos <josantos@amd.com>

* reformat

Signed-off-by: Jose Santos <josantos@amd.com>

* Add pytest-xdist for pytest -n

Signed-off-by: Jose Santos <josantos@amd.com>

---------

Signed-off-by: David Galiffi <David.Galiffi@amd.com>
Signed-off-by: Karl W. Schulz <karl.schulz@amd.com>
Signed-off-by: Jose Santos <josantos@amd.com>
Co-authored-by: David Galiffi <David.Galiffi@amd.com>
Co-authored-by: Karl W. Schulz <karl.schulz@amd.com>
2024-04-01 14:30:21 -05:00

4.9 KiB

1Dispatch_IDKernel_NameGPU_IDGrid_SizeWorkgroup_SizeLDS_Per_WorkgroupScratch_Per_WorkitemArch_VGPRAccum_VGPRSGPRwave_sizeobjSQC_TC_DATA_WRITE_REQSQC_TC_DATA_ATOMIC_REQSQC_TC_STALLSQC_TC_REQSQC_DCACHE_REQ_READ_16SQC_ICACHE_REQSQC_ICACHE_HITSSQC_ICACHE_MISSESwave_size_1obj_1SQ_WAVES_LT_32SQ_WAVES_LT_16SQ_ITEMSSQ_LDS_MEM_VIOLATIONSSQ_LDS_ATOMIC_RETURNSQ_LDS_IDX_ACTIVESQ_WAVES_RESTOREDSQ_WAVES_SAVEDwave_size_2obj_2SQ_INSTS_VALU_ADD_F64SQ_INSTS_VALU_MUL_F64SQ_INSTS_VALU_FMA_F64SQ_INSTS_VALU_TRANS_F64SQ_INSTS_VALU_INT32SQ_INSTS_VALU_INT64SQ_INSTS_SMEMSQ_INSTS_FLATCPC_CPC_STAT_STALLCPC_UTCL1_STALL_ON_TRANSLATIONwave_size_3obj_3SQ_ACTIVE_INST_ANYSQ_CYCLESSQ_BUSY_CYCLESSQ_BUSY_CU_CYCLESSQ_ACTIVE_INST_VMEMSQ_ACTIVE_INST_LDSSQ_ACTIVE_INST_VALUSQ_ACTIVE_INST_SCACPC_CPC_UTCL2IU_STALLCPC_ME1_BUSY_FOR_PACKET_DECODEwave_size_4obj_4SQC_ICACHE_MISSES_DUPLICATESQC_DCACHE_INPUT_VALID_READYBSQC_DCACHE_ATOMICSQC_DCACHE_REQ_READ_8SQC_DCACHE_REQSQC_DCACHE_HITSSQC_DCACHE_MISSESSQC_DCACHE_MISSES_DUPLICATEwave_size_5obj_5SQC_DCACHE_REQ_READ_1SQC_DCACHE_REQ_READ_2SQC_DCACHE_REQ_READ_4wave_size_6obj_6SQ_INSTS_FLAT_LDS_ONLYSQ_INSTS_VALU_MFMA_MOPS_I8SQ_INSTS_VALU_MFMA_MOPS_F16SQ_INSTS_VALU_MFMA_MOPS_BF16SQ_INSTS_VALU_MFMA_MOPS_F32SQ_INSTS_VALU_MFMA_MOPS_F64SQC_TC_INST_REQSQC_TC_DATA_READ_REQwave_size_7obj_7SQ_INSTS_SMEM_NORMSQ_INSTS_MFMASQ_INSTS_VALU_MFMA_I8SQ_INSTS_VALU_MFMA_F16SQ_INSTS_VALU_MFMA_BF16SQ_INSTS_VALU_MFMA_F32SQ_INSTS_VALU_MFMA_F64SQ_VALU_MFMA_BUSY_CYCLESwave_size_8obj_8SQ_ACTIVE_INST_EXP_GDSSQ_ACTIVE_INST_MISCSQ_ACTIVE_INST_FLATSQ_INST_CYCLES_VMEM_WRSQ_INST_CYCLES_VMEM_RDSQ_INST_CYCLES_SMEMSQ_INST_CYCLES_SALUSQ_THREAD_CYCLES_VALUCPC_ME1_DC0_SPI_BUSYwave_size_9obj_9SQ_IFETCHSQ_LDS_BANK_CONFLICTSQ_LDS_ADDR_CONFLICTSQ_LDS_UNALIGNED_STALLSQ_WAVESSQ_WAVES_EQ_64SQ_WAVES_LT_64SQ_WAVES_LT_48wave_size_10obj_10SQ_INSTS_VALU_ADD_F16SQ_INSTS_VALU_MUL_F16SQ_INSTS_VALU_FMA_F16SQ_INSTS_VALU_TRANS_F16SQ_INSTS_VALU_ADD_F32SQ_INSTS_VALU_MUL_F32SQ_INSTS_VALU_FMA_F32SQ_INSTS_VALU_TRANS_F32CPC_CPC_TCIU_BUSYCPC_CPC_TCIU_IDLEwave_size_11obj_11SQ_INSTS_LDSSQ_INSTS_GDSSQ_INSTS_EXP_GDSSQ_INSTS_BRANCHSQ_INSTS_SENDMSGSQ_WAVE_CYCLESSQ_WAIT_ANYSQ_WAIT_INST_ANYCPC_CPC_UTCL2IU_BUSYCPC_CPC_UTCL2IU_IDLEwave_size_12obj_12SQ_INSTS_VALU_CVTSQ_INSTS_VMEM_WRSQ_INSTS_VMEM_RDSQ_INSTS_VMEMSQ_INSTS_SALUSQ_INSTS_VSKIPPEDSQ_INSTSSQ_INSTS_VALUGRBM_COUNTGRBM_GUI_ACTIVECPC_CPC_STAT_BUSYCPC_CPC_STAT_IDLEStart_TimestampEnd_Timestamp
20vecCopy(double*, double*, double*, int, int) [clone .kd]21048576256008016640x7fc63d6ccec00002240655366424356640x7fdefb224ec000104857600000640x7f00a4644ec00000114688065536327687173551640x7f01be7c0ec0344064226496133268168230300163840114688010913640x7f7f54c60ec01230128065006553663800561680640x7f0565320ec032768327680640x7fac20860ec000000016856640x7f6020100ec01310720000000640x7f6cb90b0ec003276832768163841638465536491521048576015199640x7f92e4060ec065536000163841638400640x7fb6d2d04ec00000000035227556640x7f2b27304ec0000163841638410615939957052370135281926584640x7fea9309cec00163841638432768491520393216163840281732817328173014129345140386021412934514058922
31vecCopy(double*, double*, double*, int, int) [clone .kd]21048576256008016640x7fc63d6ccec000056065536655360640x7fdefb224ec000104857600000640x7f00a4644ec000001146880655363276896402443640x7f01be7c0ec0344064341728230340287927500163840114688014311640x7f7f54c60ec00206510006553663800561680640x7f0565320ec032768327680640x7fac20860ec0000000056640x7f6020100ec01310720000000640x7f6cb90b0ec003276832768163841638465536491521048576026262640x7f92e4060ec065536000163841638400640x7fb6d2d04ec00000000030241740640x7f2b27304ec000016384163841910408417957546802474271538562640x7fea9309cec00163841638432768491520393216163840419434194341943014129345140773221412934514092842
42vecCopy(double*, double*, double*, int, int) [clone .kd]21048576256008016640x7fc63d6ccec000056065536655360640x7fdefb224ec000104857600000640x7f00a4644ec000001146880655363276897992430640x7f01be7c0ec0344064334496224751279795600163840114688014267640x7f7f54c60ec00203870006553663800561680640x7f0565320ec032768327680640x7fac20860ec0000000056640x7f6020100ec01310720000000640x7f6cb90b0ec003276832768163841638465536491521048576025200640x7f92e4060ec065536000163841638400640x7fb6d2d04ec00000000030240806640x7f2b27304ec000016384163841886455417754994765496283938317640x7fea9309cec00163841638432768491520393216163840418784187841878014129345142053221412934514221802