Jose Santos
35 KiB
35 KiB
| 1 | Dispatch_ID | Kernel_Name | GPU_ID | Grid_Size | Workgroup_Size | LDS_Per_Workgroup | Scratch_Per_Workitem | Arch_VGPR | Accum_VGPR | SGPR | wave_size | obj | SQ_INSTS_VSKIPPED | SQ_INSTS | SQ_INSTS_VALU | SQ_INSTS_VALU_ADD_F16 | SQ_INSTS_VALU_MUL_F16 | SQ_INSTS_VALU_FMA_F16 | SQ_INSTS_VALU_TRANS_F16 | SQ_INSTS_VALU_ADD_F32 | GRBM_SPI_BUSY | TCP_READ_TAGCONFLICT_STALL_CYCLES_sum | TCP_WRITE_TAGCONFLICT_STALL_CYCLES_sum | TCP_ATOMIC_TAGCONFLICT_STALL_CYCLES_sum | TCP_TA_TCP_STATE_READ_sum | TA_BUFFER_READ_WAVEFRONTS_sum | TA_BUFFER_WRITE_WAVEFRONTS_sum | TD_SPI_STALL_sum | TD_LOAD_WAVEFRONT_sum | SPI_CSN_NUM_THREADGROUPS | SPI_CSN_WAVE | CPC_CPC_TCIU_BUSY | CPC_CPC_TCIU_IDLE | CPF_CPF_TCIU_BUSY | CPF_CPF_TCIU_STALL | TCC_NC_REQ_sum | TCC_UC_REQ_sum | TCC_CC_REQ_sum | TCC_RW_REQ_sum | wave_size_1 | obj_1 | TCC_ATOMIC[0] | TCC_CYCLE[0] | TCC_EA_ATOMIC[0] | TCC_EA_ATOMIC_LEVEL[0] | TCC_ATOMIC[1] | TCC_CYCLE[1] | TCC_EA_ATOMIC[1] | TCC_EA_ATOMIC_LEVEL[1] | TCC_ATOMIC[2] | TCC_CYCLE[2] | TCC_EA_ATOMIC[2] | TCC_EA_ATOMIC_LEVEL[2] | TCC_ATOMIC[3] | TCC_CYCLE[3] | TCC_EA_ATOMIC[3] | TCC_EA_ATOMIC_LEVEL[3] | TCC_ATOMIC[4] | TCC_CYCLE[4] | TCC_EA_ATOMIC[4] | TCC_EA_ATOMIC_LEVEL[4] | TCC_ATOMIC[5] | TCC_CYCLE[5] | TCC_EA_ATOMIC[5] | TCC_EA_ATOMIC_LEVEL[5] | TCC_ATOMIC[6] | TCC_CYCLE[6] | TCC_EA_ATOMIC[6] | TCC_EA_ATOMIC_LEVEL[6] | TCC_ATOMIC[7] | TCC_CYCLE[7] | TCC_EA_ATOMIC[7] | TCC_EA_ATOMIC_LEVEL[7] | TCC_ATOMIC[8] | TCC_CYCLE[8] | TCC_EA_ATOMIC[8] | TCC_EA_ATOMIC_LEVEL[8] | TCC_ATOMIC[9] | TCC_CYCLE[9] | TCC_EA_ATOMIC[9] | TCC_EA_ATOMIC_LEVEL[9] | TCC_ATOMIC[10] | TCC_CYCLE[10] | TCC_EA_ATOMIC[10] | TCC_EA_ATOMIC_LEVEL[10] | TCC_ATOMIC[11] | TCC_CYCLE[11] | TCC_EA_ATOMIC[11] | TCC_EA_ATOMIC_LEVEL[11] | TCC_ATOMIC[12] | TCC_CYCLE[12] | TCC_EA_ATOMIC[12] | TCC_EA_ATOMIC_LEVEL[12] | TCC_ATOMIC[13] | TCC_CYCLE[13] | TCC_EA_ATOMIC[13] | TCC_EA_ATOMIC_LEVEL[13] | TCC_ATOMIC[14] | TCC_CYCLE[14] | TCC_EA_ATOMIC[14] | TCC_EA_ATOMIC_LEVEL[14] | TCC_ATOMIC[15] | TCC_CYCLE[15] | TCC_EA_ATOMIC[15] | TCC_EA_ATOMIC_LEVEL[15] | TCC_ATOMIC[16] | TCC_CYCLE[16] | TCC_EA_ATOMIC[16] | TCC_EA_ATOMIC_LEVEL[16] | TCC_ATOMIC[17] | TCC_CYCLE[17] | TCC_EA_ATOMIC[17] | TCC_EA_ATOMIC_LEVEL[17] | TCC_ATOMIC[18] | TCC_CYCLE[18] | TCC_EA_ATOMIC[18] | TCC_EA_ATOMIC_LEVEL[18] | TCC_ATOMIC[19] | TCC_CYCLE[19] | TCC_EA_ATOMIC[19] | TCC_EA_ATOMIC_LEVEL[19] | TCC_ATOMIC[20] | TCC_CYCLE[20] | TCC_EA_ATOMIC[20] | TCC_EA_ATOMIC_LEVEL[20] | TCC_ATOMIC[21] | TCC_CYCLE[21] | TCC_EA_ATOMIC[21] | TCC_EA_ATOMIC_LEVEL[21] | TCC_ATOMIC[22] | TCC_CYCLE[22] | TCC_EA_ATOMIC[22] | TCC_EA_ATOMIC_LEVEL[22] | TCC_ATOMIC[23] | TCC_CYCLE[23] | TCC_EA_ATOMIC[23] | TCC_EA_ATOMIC_LEVEL[23] | TCC_ATOMIC[24] | TCC_CYCLE[24] | TCC_EA_ATOMIC[24] | TCC_EA_ATOMIC_LEVEL[24] | TCC_ATOMIC[25] | TCC_CYCLE[25] | TCC_EA_ATOMIC[25] | TCC_EA_ATOMIC_LEVEL[25] | TCC_ATOMIC[26] | TCC_CYCLE[26] | TCC_EA_ATOMIC[26] | TCC_EA_ATOMIC_LEVEL[26] | TCC_ATOMIC[27] | TCC_CYCLE[27] | TCC_EA_ATOMIC[27] | TCC_EA_ATOMIC_LEVEL[27] | TCC_ATOMIC[28] | TCC_CYCLE[28] | TCC_EA_ATOMIC[28] | TCC_EA_ATOMIC_LEVEL[28] | TCC_ATOMIC[29] | TCC_CYCLE[29] | TCC_EA_ATOMIC[29] | TCC_EA_ATOMIC_LEVEL[29] | TCC_ATOMIC[30] | TCC_CYCLE[30] | TCC_EA_ATOMIC[30] | TCC_EA_ATOMIC_LEVEL[30] | TCC_ATOMIC[31] | TCC_CYCLE[31] | TCC_EA_ATOMIC[31] | TCC_EA_ATOMIC_LEVEL[31] | wave_size_2 | obj_2 | SQ_INSTS_FLAT_LDS_ONLY | SQ_INSTS_VALU_MFMA_MOPS_I8 | SQ_INSTS_VALU_MFMA_MOPS_F16 | SQ_INSTS_VALU_MFMA_MOPS_BF16 | SQ_INSTS_VALU_MFMA_MOPS_F32 | SQ_INSTS_VALU_MFMA_MOPS_F64 | SQC_TC_INST_REQ | SQC_TC_DATA_READ_REQ | TCP_TCC_RW_READ_REQ_sum | TCP_TCC_RW_WRITE_REQ_sum | TCP_TCC_RW_ATOMIC_REQ_sum | TCP_PENDING_STALL_CYCLES_sum | wave_size_3 | obj_3 | SQ_INSTS_VALU_INT64 | SQ_INSTS_SMEM | SQ_INSTS_FLAT | SQ_INSTS_LDS | SQ_INSTS_GDS | SQ_INSTS_EXP_GDS | SQ_INSTS_BRANCH | SQ_INSTS_SENDMSG | TCP_TOTAL_ATOMIC_WITH_RET_sum | TCP_TOTAL_ATOMIC_WITHOUT_RET_sum | TCP_TOTAL_WRITEBACK_INVALIDATES_sum | TCP_TOTAL_CACHE_ACCESSES_sum | TA_BUFFER_COALESCED_READ_CYCLES_sum | TA_BUFFER_COALESCED_WRITE_CYCLES_sum | TD_COALESCABLE_WAVEFRONT_sum | SPI_RA_RES_STALL_CSN | SPI_RA_TMP_STALL_CSN | CPC_CPC_UTCL2IU_BUSY | CPC_CPC_UTCL2IU_IDLE | CPF_CMP_UTCL1_STALL_ON_TRANSLATION | TCC_READ_sum | TCC_WRITE_sum | TCC_ATOMIC_sum | TCC_WRITEBACK_sum | wave_size_4 | obj_4 | TCC_HIT[0] | TCC_MISS[0] | TCC_READ[0] | TCC_REQ[0] | TCC_HIT[1] | TCC_MISS[1] | TCC_READ[1] | TCC_REQ[1] | TCC_HIT[2] | TCC_MISS[2] | TCC_READ[2] | TCC_REQ[2] | TCC_HIT[3] | TCC_MISS[3] | TCC_READ[3] | TCC_REQ[3] | TCC_HIT[4] | TCC_MISS[4] | TCC_READ[4] | TCC_REQ[4] | TCC_HIT[5] | TCC_MISS[5] | TCC_READ[5] | TCC_REQ[5] | TCC_HIT[6] | TCC_MISS[6] | TCC_READ[6] | TCC_REQ[6] | TCC_HIT[7] | TCC_MISS[7] | TCC_READ[7] | TCC_REQ[7] | TCC_HIT[8] | TCC_MISS[8] | TCC_READ[8] | TCC_REQ[8] | TCC_HIT[9] | TCC_MISS[9] | TCC_READ[9] | TCC_REQ[9] | TCC_HIT[10] | TCC_MISS[10] | TCC_READ[10] | TCC_REQ[10] | TCC_HIT[11] | TCC_MISS[11] | TCC_READ[11] | TCC_REQ[11] | TCC_HIT[12] | TCC_MISS[12] | TCC_READ[12] | TCC_REQ[12] | TCC_HIT[13] | TCC_MISS[13] | TCC_READ[13] | TCC_REQ[13] | TCC_HIT[14] | TCC_MISS[14] | TCC_READ[14] | TCC_REQ[14] | TCC_HIT[15] | TCC_MISS[15] | TCC_READ[15] | TCC_REQ[15] | TCC_HIT[16] | TCC_MISS[16] | TCC_READ[16] | TCC_REQ[16] | TCC_HIT[17] | TCC_MISS[17] | TCC_READ[17] | TCC_REQ[17] | TCC_HIT[18] | TCC_MISS[18] | TCC_READ[18] | TCC_REQ[18] | TCC_HIT[19] | TCC_MISS[19] | TCC_READ[19] | TCC_REQ[19] | TCC_HIT[20] | TCC_MISS[20] | TCC_READ[20] | TCC_REQ[20] | TCC_HIT[21] | TCC_MISS[21] | TCC_READ[21] | TCC_REQ[21] | TCC_HIT[22] | TCC_MISS[22] | TCC_READ[22] | TCC_REQ[22] | TCC_HIT[23] | TCC_MISS[23] | TCC_READ[23] | TCC_REQ[23] | TCC_HIT[24] | TCC_MISS[24] | TCC_READ[24] | TCC_REQ[24] | TCC_HIT[25] | TCC_MISS[25] | TCC_READ[25] | TCC_REQ[25] | TCC_HIT[26] | TCC_MISS[26] | TCC_READ[26] | TCC_REQ[26] | TCC_HIT[27] | TCC_MISS[27] | TCC_READ[27] | TCC_REQ[27] | TCC_HIT[28] | TCC_MISS[28] | TCC_READ[28] | TCC_REQ[28] | TCC_HIT[29] | TCC_MISS[29] | TCC_READ[29] | TCC_REQ[29] | TCC_HIT[30] | TCC_MISS[30] | TCC_READ[30] | TCC_REQ[30] | TCC_HIT[31] | TCC_MISS[31] | TCC_READ[31] | TCC_REQ[31] | wave_size_5 | obj_5 | SQC_TC_DATA_WRITE_REQ | SQC_TC_DATA_ATOMIC_REQ | SQC_TC_STALL | SQC_TC_REQ | SQC_DCACHE_REQ_READ_16 | SQC_ICACHE_REQ | SQC_ICACHE_HITS | SQC_ICACHE_MISSES | wave_size_6 | obj_6 | SQ_ACTIVE_INST_SCA | SQ_ACTIVE_INST_EXP_GDS | SQ_ACTIVE_INST_MISC | SQ_ACTIVE_INST_FLAT | SQ_INST_CYCLES_VMEM_WR | SQ_INST_CYCLES_VMEM_RD | SQ_INST_CYCLES_SMEM | SQ_INST_CYCLES_SALU | TCP_TCP_LATENCY_sum | TCP_TCC_READ_REQ_LATENCY_sum | TCP_TCC_WRITE_REQ_LATENCY_sum | TCP_TCC_READ_REQ_sum | TA_ADDR_STALLED_BY_TD_CYCLES_sum | TA_DATA_STALLED_BY_TC_CYCLES_sum | SPI_RA_SGPR_SIMD_FULL_CSN | SPI_RA_LDS_CU_FULL_CSN | CPC_ME1_DC0_SPI_BUSY | TCC_EA_WRREQ_STALL_sum | TCC_EA_RDREQ_sum | TCC_EA_RDREQ_32B_sum | TCC_EA_RD_UNCACHED_32B_sum | wave_size_7 | obj_7 | SQ_CYCLES | SQ_BUSY_CYCLES | SQ_WAVES | SQ_INSTS_VALU_CVT | SQ_INSTS_VMEM_WR | SQ_INSTS_VMEM_RD | SQ_INSTS_VMEM | SQ_INSTS_SALU | GRBM_COUNT | GRBM_GUI_ACTIVE | TCP_GATE_EN1_sum | TCP_GATE_EN2_sum | TCP_TD_TCP_STALL_CYCLES_sum | TCP_TCR_TCP_STALL_CYCLES_sum | TA_TA_BUSY_sum | TA_BUFFER_WAVEFRONTS_sum | TD_TD_BUSY_sum | TD_TC_STALL_sum | SPI_CSN_WINDOW_VALID | SPI_CSN_BUSY | CPC_CPC_STAT_BUSY | CPC_CPC_STAT_IDLE | CPF_CPF_STAT_BUSY | CPF_CPF_STAT_STALL | TCC_CYCLE_sum | TCC_BUSY_sum | TCC_PROBE_sum | TCC_PROBE_ALL_sum | wave_size_8 | obj_8 | TCC_EA_RDREQ[0] | TCC_EA_RDREQ_32B[0] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[0] | TCC_EA_RDREQ_GMI_CREDIT_STALL[0] | TCC_EA_RDREQ[1] | TCC_EA_RDREQ_32B[1] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[1] | TCC_EA_RDREQ_GMI_CREDIT_STALL[1] | TCC_EA_RDREQ[2] | TCC_EA_RDREQ_32B[2] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[2] | TCC_EA_RDREQ_GMI_CREDIT_STALL[2] | TCC_EA_RDREQ[3] | TCC_EA_RDREQ_32B[3] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[3] | TCC_EA_RDREQ_GMI_CREDIT_STALL[3] | TCC_EA_RDREQ[4] | TCC_EA_RDREQ_32B[4] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[4] | TCC_EA_RDREQ_GMI_CREDIT_STALL[4] | TCC_EA_RDREQ[5] | TCC_EA_RDREQ_32B[5] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[5] | TCC_EA_RDREQ_GMI_CREDIT_STALL[5] | TCC_EA_RDREQ[6] | TCC_EA_RDREQ_32B[6] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[6] | TCC_EA_RDREQ_GMI_CREDIT_STALL[6] | TCC_EA_RDREQ[7] | TCC_EA_RDREQ_32B[7] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[7] | TCC_EA_RDREQ_GMI_CREDIT_STALL[7] | TCC_EA_RDREQ[8] | TCC_EA_RDREQ_32B[8] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[8] | TCC_EA_RDREQ_GMI_CREDIT_STALL[8] | TCC_EA_RDREQ[9] | TCC_EA_RDREQ_32B[9] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[9] | TCC_EA_RDREQ_GMI_CREDIT_STALL[9] | TCC_EA_RDREQ[10] | TCC_EA_RDREQ_32B[10] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[10] | TCC_EA_RDREQ_GMI_CREDIT_STALL[10] | TCC_EA_RDREQ[11] | TCC_EA_RDREQ_32B[11] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[11] | TCC_EA_RDREQ_GMI_CREDIT_STALL[11] | TCC_EA_RDREQ[12] | TCC_EA_RDREQ_32B[12] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[12] | TCC_EA_RDREQ_GMI_CREDIT_STALL[12] | TCC_EA_RDREQ[13] | TCC_EA_RDREQ_32B[13] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[13] | TCC_EA_RDREQ_GMI_CREDIT_STALL[13] | TCC_EA_RDREQ[14] | TCC_EA_RDREQ_32B[14] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[14] | TCC_EA_RDREQ_GMI_CREDIT_STALL[14] | TCC_EA_RDREQ[15] | TCC_EA_RDREQ_32B[15] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[15] | TCC_EA_RDREQ_GMI_CREDIT_STALL[15] | TCC_EA_RDREQ[16] | TCC_EA_RDREQ_32B[16] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[16] | TCC_EA_RDREQ_GMI_CREDIT_STALL[16] | TCC_EA_RDREQ[17] | TCC_EA_RDREQ_32B[17] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[17] | TCC_EA_RDREQ_GMI_CREDIT_STALL[17] | TCC_EA_RDREQ[18] | TCC_EA_RDREQ_32B[18] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[18] | TCC_EA_RDREQ_GMI_CREDIT_STALL[18] | TCC_EA_RDREQ[19] | TCC_EA_RDREQ_32B[19] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[19] | TCC_EA_RDREQ_GMI_CREDIT_STALL[19] | TCC_EA_RDREQ[20] | TCC_EA_RDREQ_32B[20] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[20] | TCC_EA_RDREQ_GMI_CREDIT_STALL[20] | TCC_EA_RDREQ[21] | TCC_EA_RDREQ_32B[21] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[21] | TCC_EA_RDREQ_GMI_CREDIT_STALL[21] | TCC_EA_RDREQ[22] | TCC_EA_RDREQ_32B[22] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[22] | TCC_EA_RDREQ_GMI_CREDIT_STALL[22] | TCC_EA_RDREQ[23] | TCC_EA_RDREQ_32B[23] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[23] | TCC_EA_RDREQ_GMI_CREDIT_STALL[23] | TCC_EA_RDREQ[24] | TCC_EA_RDREQ_32B[24] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[24] | TCC_EA_RDREQ_GMI_CREDIT_STALL[24] | TCC_EA_RDREQ[25] | TCC_EA_RDREQ_32B[25] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[25] | TCC_EA_RDREQ_GMI_CREDIT_STALL[25] | TCC_EA_RDREQ[26] | TCC_EA_RDREQ_32B[26] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[26] | TCC_EA_RDREQ_GMI_CREDIT_STALL[26] | TCC_EA_RDREQ[27] | TCC_EA_RDREQ_32B[27] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[27] | TCC_EA_RDREQ_GMI_CREDIT_STALL[27] | TCC_EA_RDREQ[28] | TCC_EA_RDREQ_32B[28] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[28] | TCC_EA_RDREQ_GMI_CREDIT_STALL[28] | TCC_EA_RDREQ[29] | TCC_EA_RDREQ_32B[29] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[29] | TCC_EA_RDREQ_GMI_CREDIT_STALL[29] | TCC_EA_RDREQ[30] | TCC_EA_RDREQ_32B[30] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[30] | TCC_EA_RDREQ_GMI_CREDIT_STALL[30] | TCC_EA_RDREQ[31] | TCC_EA_RDREQ_32B[31] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[31] | TCC_EA_RDREQ_GMI_CREDIT_STALL[31] | wave_size_9 | obj_9 | TCC_EA_RDREQ_IO_CREDIT_STALL[0] | TCC_EA_RDREQ_LEVEL[0] | TCC_EA_WRREQ[0] | TCC_EA_WRREQ_64B[0] | TCC_EA_RDREQ_IO_CREDIT_STALL[1] | TCC_EA_RDREQ_LEVEL[1] | TCC_EA_WRREQ[1] | TCC_EA_WRREQ_64B[1] | TCC_EA_RDREQ_IO_CREDIT_STALL[2] | TCC_EA_RDREQ_LEVEL[2] | TCC_EA_WRREQ[2] | TCC_EA_WRREQ_64B[2] | TCC_EA_RDREQ_IO_CREDIT_STALL[3] | TCC_EA_RDREQ_LEVEL[3] | TCC_EA_WRREQ[3] | TCC_EA_WRREQ_64B[3] | TCC_EA_RDREQ_IO_CREDIT_STALL[4] | TCC_EA_RDREQ_LEVEL[4] | TCC_EA_WRREQ[4] | TCC_EA_WRREQ_64B[4] | TCC_EA_RDREQ_IO_CREDIT_STALL[5] | TCC_EA_RDREQ_LEVEL[5] | TCC_EA_WRREQ[5] | TCC_EA_WRREQ_64B[5] | TCC_EA_RDREQ_IO_CREDIT_STALL[6] | TCC_EA_RDREQ_LEVEL[6] | TCC_EA_WRREQ[6] | TCC_EA_WRREQ_64B[6] | TCC_EA_RDREQ_IO_CREDIT_STALL[7] | TCC_EA_RDREQ_LEVEL[7] | TCC_EA_WRREQ[7] | TCC_EA_WRREQ_64B[7] | TCC_EA_RDREQ_IO_CREDIT_STALL[8] | TCC_EA_RDREQ_LEVEL[8] | TCC_EA_WRREQ[8] | TCC_EA_WRREQ_64B[8] | TCC_EA_RDREQ_IO_CREDIT_STALL[9] | TCC_EA_RDREQ_LEVEL[9] | TCC_EA_WRREQ[9] | TCC_EA_WRREQ_64B[9] | TCC_EA_RDREQ_IO_CREDIT_STALL[10] | TCC_EA_RDREQ_LEVEL[10] | TCC_EA_WRREQ[10] | TCC_EA_WRREQ_64B[10] | TCC_EA_RDREQ_IO_CREDIT_STALL[11] | TCC_EA_RDREQ_LEVEL[11] | TCC_EA_WRREQ[11] | TCC_EA_WRREQ_64B[11] | TCC_EA_RDREQ_IO_CREDIT_STALL[12] | TCC_EA_RDREQ_LEVEL[12] | TCC_EA_WRREQ[12] | TCC_EA_WRREQ_64B[12] | TCC_EA_RDREQ_IO_CREDIT_STALL[13] | TCC_EA_RDREQ_LEVEL[13] | TCC_EA_WRREQ[13] | TCC_EA_WRREQ_64B[13] | TCC_EA_RDREQ_IO_CREDIT_STALL[14] | TCC_EA_RDREQ_LEVEL[14] | TCC_EA_WRREQ[14] | TCC_EA_WRREQ_64B[14] | TCC_EA_RDREQ_IO_CREDIT_STALL[15] | TCC_EA_RDREQ_LEVEL[15] | TCC_EA_WRREQ[15] | TCC_EA_WRREQ_64B[15] | TCC_EA_RDREQ_IO_CREDIT_STALL[16] | TCC_EA_RDREQ_LEVEL[16] | TCC_EA_WRREQ[16] | TCC_EA_WRREQ_64B[16] | TCC_EA_RDREQ_IO_CREDIT_STALL[17] | TCC_EA_RDREQ_LEVEL[17] | TCC_EA_WRREQ[17] | TCC_EA_WRREQ_64B[17] | TCC_EA_RDREQ_IO_CREDIT_STALL[18] | TCC_EA_RDREQ_LEVEL[18] | TCC_EA_WRREQ[18] | TCC_EA_WRREQ_64B[18] | TCC_EA_RDREQ_IO_CREDIT_STALL[19] | TCC_EA_RDREQ_LEVEL[19] | TCC_EA_WRREQ[19] | TCC_EA_WRREQ_64B[19] | TCC_EA_RDREQ_IO_CREDIT_STALL[20] | TCC_EA_RDREQ_LEVEL[20] | TCC_EA_WRREQ[20] | TCC_EA_WRREQ_64B[20] | TCC_EA_RDREQ_IO_CREDIT_STALL[21] | TCC_EA_RDREQ_LEVEL[21] | TCC_EA_WRREQ[21] | TCC_EA_WRREQ_64B[21] | TCC_EA_RDREQ_IO_CREDIT_STALL[22] | TCC_EA_RDREQ_LEVEL[22] | TCC_EA_WRREQ[22] | TCC_EA_WRREQ_64B[22] | TCC_EA_RDREQ_IO_CREDIT_STALL[23] | TCC_EA_RDREQ_LEVEL[23] | TCC_EA_WRREQ[23] | TCC_EA_WRREQ_64B[23] | TCC_EA_RDREQ_IO_CREDIT_STALL[24] | TCC_EA_RDREQ_LEVEL[24] | TCC_EA_WRREQ[24] | TCC_EA_WRREQ_64B[24] | TCC_EA_RDREQ_IO_CREDIT_STALL[25] | TCC_EA_RDREQ_LEVEL[25] | TCC_EA_WRREQ[25] | TCC_EA_WRREQ_64B[25] | TCC_EA_RDREQ_IO_CREDIT_STALL[26] | TCC_EA_RDREQ_LEVEL[26] | TCC_EA_WRREQ[26] | TCC_EA_WRREQ_64B[26] | TCC_EA_RDREQ_IO_CREDIT_STALL[27] | TCC_EA_RDREQ_LEVEL[27] | TCC_EA_WRREQ[27] | TCC_EA_WRREQ_64B[27] | TCC_EA_RDREQ_IO_CREDIT_STALL[28] | TCC_EA_RDREQ_LEVEL[28] | TCC_EA_WRREQ[28] | TCC_EA_WRREQ_64B[28] | TCC_EA_RDREQ_IO_CREDIT_STALL[29] | TCC_EA_RDREQ_LEVEL[29] | TCC_EA_WRREQ[29] | TCC_EA_WRREQ_64B[29] | TCC_EA_RDREQ_IO_CREDIT_STALL[30] | TCC_EA_RDREQ_LEVEL[30] | TCC_EA_WRREQ[30] | TCC_EA_WRREQ_64B[30] | TCC_EA_RDREQ_IO_CREDIT_STALL[31] | TCC_EA_RDREQ_LEVEL[31] | TCC_EA_WRREQ[31] | TCC_EA_WRREQ_64B[31] | wave_size_10 | obj_10 | SQ_WAVES_LT_32 | SQ_WAVES_LT_16 | SQ_ITEMS | SQ_LDS_MEM_VIOLATIONS | SQ_LDS_ATOMIC_RETURN | SQ_LDS_IDX_ACTIVE | SQ_WAVES_RESTORED | SQ_WAVES_SAVED | TCP_TCC_NC_WRITE_REQ_sum | TCP_TCC_NC_ATOMIC_REQ_sum | TCP_TCC_UC_READ_REQ_sum | TCP_TCC_UC_WRITE_REQ_sum | TA_FLAT_WRITE_WAVEFRONTS_sum | TA_FLAT_ATOMIC_WAVEFRONTS_sum | SPI_RA_WVLIM_STALL_CSN | SPI_SWC_CSC_WR | TCC_NORMAL_EVICT_sum | TCC_ALL_TC_OP_INV_EVICT_sum | TCC_TOO_MANY_EA_WRREQS_STALL_sum | TCC_EA_ATOMIC_sum | wave_size_11 | obj_11 | SQC_DCACHE_REQ_READ_1 | SQC_DCACHE_REQ_READ_2 | SQC_DCACHE_REQ_READ_4 | wave_size_12 | obj_12 | SQ_INSTS_VALU_MUL_F32 | SQ_INSTS_VALU_FMA_F32 | SQ_INSTS_VALU_TRANS_F32 | SQ_INSTS_VALU_ADD_F64 | SQ_INSTS_VALU_MUL_F64 | SQ_INSTS_VALU_FMA_F64 | SQ_INSTS_VALU_TRANS_F64 | SQ_INSTS_VALU_INT32 | TCP_VOLATILE_sum | TCP_TOTAL_ACCESSES_sum | TCP_TOTAL_READ_sum | TCP_TOTAL_WRITE_sum | TA_BUFFER_ATOMIC_WAVEFRONTS_sum | TA_BUFFER_TOTAL_CYCLES_sum | TD_ATOMIC_WAVEFRONT_sum | TD_STORE_WAVEFRONT_sum | SPI_RA_REQ_NO_ALLOC | SPI_RA_REQ_NO_ALLOC_CSN | CPC_CPC_STAT_STALL | CPC_UTCL1_STALL_ON_TRANSLATION | CPF_CPF_STAT_IDLE | CPF_CPF_TCIU_IDLE | TCC_REQ_sum | TCC_STREAMING_REQ_sum | TCC_HIT_sum | TCC_MISS_sum | wave_size_13 | obj_13 | SQ_THREAD_CYCLES_VALU | SQ_IFETCH | SQ_LDS_BANK_CONFLICT | SQ_LDS_ADDR_CONFLICT | SQ_LDS_UNALIGNED_STALL | SQ_WAVES_EQ_64 | SQ_WAVES_LT_64 | SQ_WAVES_LT_48 | TCP_TCC_WRITE_REQ_sum | TCP_TCC_ATOMIC_WITH_RET_REQ_sum | TCP_TCC_ATOMIC_WITHOUT_RET_REQ_sum | TCP_TCC_NC_READ_REQ_sum | TA_FLAT_WAVEFRONTS_sum | TA_FLAT_READ_WAVEFRONTS_sum | SPI_RA_BAR_CU_FULL_CSN | SPI_RA_TGLIM_CU_FULL_CSN | TCC_EA_RDREQ_DRAM_sum | TCC_TAG_STALL_sum | TCC_NORMAL_WRITEBACK_sum | TCC_ALL_TC_OP_WB_WRITEBACK_sum | wave_size_14 | obj_14 | SQC_ICACHE_MISSES_DUPLICATE | SQC_DCACHE_INPUT_VALID_READYB | SQC_DCACHE_ATOMIC | SQC_DCACHE_REQ_READ_8 | SQC_DCACHE_REQ | SQC_DCACHE_HITS | SQC_DCACHE_MISSES | SQC_DCACHE_MISSES_DUPLICATE | wave_size_15 | obj_15 | SQ_WAVE_CYCLES | SQ_WAIT_ANY | SQ_WAIT_INST_ANY | SQ_ACTIVE_INST_ANY | SQ_BUSY_CU_CYCLES | SQ_ACTIVE_INST_VMEM | SQ_ACTIVE_INST_LDS | SQ_ACTIVE_INST_VALU | TCP_UTCL1_TRANSLATION_MISS_sum | TCP_UTCL1_TRANSLATION_HIT_sum | TCP_UTCL1_PERMISSION_MISS_sum | TCP_UTCL1_REQUEST_sum | TA_ADDR_STALLED_BY_TC_CYCLES_sum | TA_TOTAL_WAVEFRONTS_sum | SPI_RA_WAVE_SIMD_FULL_CSN | SPI_RA_VGPR_SIMD_FULL_CSN | CPC_CPC_UTCL2IU_STALL | CPC_ME1_BUSY_FOR_PACKET_DECODE | TCC_EA_WRREQ_sum | TCC_EA_WRREQ_64B_sum | TCC_EA_WR_UNCACHED_32B_sum | TCC_EA_WRREQ_DRAM_sum | wave_size_16 | obj_16 | TCC_EA_WRREQ_DRAM_CREDIT_STALL[0] | TCC_EA_WRREQ_GMI_CREDIT_STALL[0] | TCC_EA_WRREQ_IO_CREDIT_STALL[0] | TCC_EA_WRREQ_LEVEL[0] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[1] | TCC_EA_WRREQ_GMI_CREDIT_STALL[1] | TCC_EA_WRREQ_IO_CREDIT_STALL[1] | TCC_EA_WRREQ_LEVEL[1] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[2] | TCC_EA_WRREQ_GMI_CREDIT_STALL[2] | TCC_EA_WRREQ_IO_CREDIT_STALL[2] | TCC_EA_WRREQ_LEVEL[2] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[3] | TCC_EA_WRREQ_GMI_CREDIT_STALL[3] | TCC_EA_WRREQ_IO_CREDIT_STALL[3] | TCC_EA_WRREQ_LEVEL[3] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[4] | TCC_EA_WRREQ_GMI_CREDIT_STALL[4] | TCC_EA_WRREQ_IO_CREDIT_STALL[4] | TCC_EA_WRREQ_LEVEL[4] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[5] | TCC_EA_WRREQ_GMI_CREDIT_STALL[5] | TCC_EA_WRREQ_IO_CREDIT_STALL[5] | TCC_EA_WRREQ_LEVEL[5] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[6] | TCC_EA_WRREQ_GMI_CREDIT_STALL[6] | TCC_EA_WRREQ_IO_CREDIT_STALL[6] | TCC_EA_WRREQ_LEVEL[6] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[7] | TCC_EA_WRREQ_GMI_CREDIT_STALL[7] | TCC_EA_WRREQ_IO_CREDIT_STALL[7] | TCC_EA_WRREQ_LEVEL[7] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[8] | TCC_EA_WRREQ_GMI_CREDIT_STALL[8] | TCC_EA_WRREQ_IO_CREDIT_STALL[8] | TCC_EA_WRREQ_LEVEL[8] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[9] | TCC_EA_WRREQ_GMI_CREDIT_STALL[9] | TCC_EA_WRREQ_IO_CREDIT_STALL[9] | TCC_EA_WRREQ_LEVEL[9] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[10] | TCC_EA_WRREQ_GMI_CREDIT_STALL[10] | TCC_EA_WRREQ_IO_CREDIT_STALL[10] | TCC_EA_WRREQ_LEVEL[10] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[11] | TCC_EA_WRREQ_GMI_CREDIT_STALL[11] | TCC_EA_WRREQ_IO_CREDIT_STALL[11] | TCC_EA_WRREQ_LEVEL[11] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[12] | TCC_EA_WRREQ_GMI_CREDIT_STALL[12] | TCC_EA_WRREQ_IO_CREDIT_STALL[12] | TCC_EA_WRREQ_LEVEL[12] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[13] | TCC_EA_WRREQ_GMI_CREDIT_STALL[13] | TCC_EA_WRREQ_IO_CREDIT_STALL[13] | TCC_EA_WRREQ_LEVEL[13] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[14] | TCC_EA_WRREQ_GMI_CREDIT_STALL[14] | TCC_EA_WRREQ_IO_CREDIT_STALL[14] | TCC_EA_WRREQ_LEVEL[14] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[15] | TCC_EA_WRREQ_GMI_CREDIT_STALL[15] | TCC_EA_WRREQ_IO_CREDIT_STALL[15] | TCC_EA_WRREQ_LEVEL[15] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[16] | TCC_EA_WRREQ_GMI_CREDIT_STALL[16] | TCC_EA_WRREQ_IO_CREDIT_STALL[16] | TCC_EA_WRREQ_LEVEL[16] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[17] | TCC_EA_WRREQ_GMI_CREDIT_STALL[17] | TCC_EA_WRREQ_IO_CREDIT_STALL[17] | TCC_EA_WRREQ_LEVEL[17] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[18] | TCC_EA_WRREQ_GMI_CREDIT_STALL[18] | TCC_EA_WRREQ_IO_CREDIT_STALL[18] | TCC_EA_WRREQ_LEVEL[18] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[19] | TCC_EA_WRREQ_GMI_CREDIT_STALL[19] | TCC_EA_WRREQ_IO_CREDIT_STALL[19] | TCC_EA_WRREQ_LEVEL[19] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[20] | TCC_EA_WRREQ_GMI_CREDIT_STALL[20] | TCC_EA_WRREQ_IO_CREDIT_STALL[20] | TCC_EA_WRREQ_LEVEL[20] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[21] | TCC_EA_WRREQ_GMI_CREDIT_STALL[21] | TCC_EA_WRREQ_IO_CREDIT_STALL[21] | TCC_EA_WRREQ_LEVEL[21] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[22] | TCC_EA_WRREQ_GMI_CREDIT_STALL[22] | TCC_EA_WRREQ_IO_CREDIT_STALL[22] | TCC_EA_WRREQ_LEVEL[22] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[23] | TCC_EA_WRREQ_GMI_CREDIT_STALL[23] | TCC_EA_WRREQ_IO_CREDIT_STALL[23] | TCC_EA_WRREQ_LEVEL[23] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[24] | TCC_EA_WRREQ_GMI_CREDIT_STALL[24] | TCC_EA_WRREQ_IO_CREDIT_STALL[24] | TCC_EA_WRREQ_LEVEL[24] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[25] | TCC_EA_WRREQ_GMI_CREDIT_STALL[25] | TCC_EA_WRREQ_IO_CREDIT_STALL[25] | TCC_EA_WRREQ_LEVEL[25] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[26] | TCC_EA_WRREQ_GMI_CREDIT_STALL[26] | TCC_EA_WRREQ_IO_CREDIT_STALL[26] | TCC_EA_WRREQ_LEVEL[26] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[27] | TCC_EA_WRREQ_GMI_CREDIT_STALL[27] | TCC_EA_WRREQ_IO_CREDIT_STALL[27] | TCC_EA_WRREQ_LEVEL[27] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[28] | TCC_EA_WRREQ_GMI_CREDIT_STALL[28] | TCC_EA_WRREQ_IO_CREDIT_STALL[28] | TCC_EA_WRREQ_LEVEL[28] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[29] | TCC_EA_WRREQ_GMI_CREDIT_STALL[29] | TCC_EA_WRREQ_IO_CREDIT_STALL[29] | TCC_EA_WRREQ_LEVEL[29] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[30] | TCC_EA_WRREQ_GMI_CREDIT_STALL[30] | TCC_EA_WRREQ_IO_CREDIT_STALL[30] | TCC_EA_WRREQ_LEVEL[30] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[31] | TCC_EA_WRREQ_GMI_CREDIT_STALL[31] | TCC_EA_WRREQ_IO_CREDIT_STALL[31] | TCC_EA_WRREQ_LEVEL[31] | wave_size_17 | obj_17 | TCC_RW_REQ[0] | TCC_TOO_MANY_EA_WRREQS_STALL[0] | TCC_WRITE[0] | TCC_RW_REQ[1] | TCC_TOO_MANY_EA_WRREQS_STALL[1] | TCC_WRITE[1] | TCC_RW_REQ[2] | TCC_TOO_MANY_EA_WRREQS_STALL[2] | TCC_WRITE[2] | TCC_RW_REQ[3] | TCC_TOO_MANY_EA_WRREQS_STALL[3] | TCC_WRITE[3] | TCC_RW_REQ[4] | TCC_TOO_MANY_EA_WRREQS_STALL[4] | TCC_WRITE[4] | TCC_RW_REQ[5] | TCC_TOO_MANY_EA_WRREQS_STALL[5] | TCC_WRITE[5] | TCC_RW_REQ[6] | TCC_TOO_MANY_EA_WRREQS_STALL[6] | TCC_WRITE[6] | TCC_RW_REQ[7] | TCC_TOO_MANY_EA_WRREQS_STALL[7] | TCC_WRITE[7] | TCC_RW_REQ[8] | TCC_TOO_MANY_EA_WRREQS_STALL[8] | TCC_WRITE[8] | TCC_RW_REQ[9] | TCC_TOO_MANY_EA_WRREQS_STALL[9] | TCC_WRITE[9] | TCC_RW_REQ[10] | TCC_TOO_MANY_EA_WRREQS_STALL[10] | TCC_WRITE[10] | TCC_RW_REQ[11] | TCC_TOO_MANY_EA_WRREQS_STALL[11] | TCC_WRITE[11] | TCC_RW_REQ[12] | TCC_TOO_MANY_EA_WRREQS_STALL[12] | TCC_WRITE[12] | TCC_RW_REQ[13] | TCC_TOO_MANY_EA_WRREQS_STALL[13] | TCC_WRITE[13] | TCC_RW_REQ[14] | TCC_TOO_MANY_EA_WRREQS_STALL[14] | TCC_WRITE[14] | TCC_RW_REQ[15] | TCC_TOO_MANY_EA_WRREQS_STALL[15] | TCC_WRITE[15] | TCC_RW_REQ[16] | TCC_TOO_MANY_EA_WRREQS_STALL[16] | TCC_WRITE[16] | TCC_RW_REQ[17] | TCC_TOO_MANY_EA_WRREQS_STALL[17] | TCC_WRITE[17] | TCC_RW_REQ[18] | TCC_TOO_MANY_EA_WRREQS_STALL[18] | TCC_WRITE[18] | TCC_RW_REQ[19] | TCC_TOO_MANY_EA_WRREQS_STALL[19] | TCC_WRITE[19] | TCC_RW_REQ[20] | TCC_TOO_MANY_EA_WRREQS_STALL[20] | TCC_WRITE[20] | TCC_RW_REQ[21] | TCC_TOO_MANY_EA_WRREQS_STALL[21] | TCC_WRITE[21] | TCC_RW_REQ[22] | TCC_TOO_MANY_EA_WRREQS_STALL[22] | TCC_WRITE[22] | TCC_RW_REQ[23] | TCC_TOO_MANY_EA_WRREQS_STALL[23] | TCC_WRITE[23] | TCC_RW_REQ[24] | TCC_TOO_MANY_EA_WRREQS_STALL[24] | TCC_WRITE[24] | TCC_RW_REQ[25] | TCC_TOO_MANY_EA_WRREQS_STALL[25] | TCC_WRITE[25] | TCC_RW_REQ[26] | TCC_TOO_MANY_EA_WRREQS_STALL[26] | TCC_WRITE[26] | TCC_RW_REQ[27] | TCC_TOO_MANY_EA_WRREQS_STALL[27] | TCC_WRITE[27] | TCC_RW_REQ[28] | TCC_TOO_MANY_EA_WRREQS_STALL[28] | TCC_WRITE[28] | TCC_RW_REQ[29] | TCC_TOO_MANY_EA_WRREQS_STALL[29] | TCC_WRITE[29] | TCC_RW_REQ[30] | TCC_TOO_MANY_EA_WRREQS_STALL[30] | TCC_WRITE[30] | TCC_RW_REQ[31] | TCC_TOO_MANY_EA_WRREQS_STALL[31] | TCC_WRITE[31] | wave_size_18 | obj_18 | SQ_INSTS_SMEM_NORM | SQ_INSTS_MFMA | SQ_INSTS_VALU_MFMA_I8 | SQ_INSTS_VALU_MFMA_F16 | SQ_INSTS_VALU_MFMA_BF16 | SQ_INSTS_VALU_MFMA_F32 | SQ_INSTS_VALU_MFMA_F64 | SQ_VALU_MFMA_BUSY_CYCLES | TCP_TCC_UC_ATOMIC_REQ_sum | TCP_TCC_CC_READ_REQ_sum | TCP_TCC_CC_WRITE_REQ_sum | TCP_TCC_CC_ATOMIC_REQ_sum | SPI_VWC_CSC_WR | SPI_RA_BULKY_CU_FULL_CSN | TCC_EA_RDREQ_LEVEL_sum | TCC_EA_WRREQ_LEVEL_sum | TCC_EA_ATOMIC_LEVEL_sum | Start_Timestamp | End_Timestamp |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 2 | 0 | vecCopy(double*, double*, double*, int, int) | 2 | 1048576 | 256 | 0 | 0 | 8 | 0 | 16 | 64 | 0x7f2f30d60ec0 | 0 | 393216 | 163840 | 0 | 0 | 0 | 0 | 0 | 17747 | 0.0 | 0.0 | 0.0 | 32768.0 | 0.0 | 0.0 | 421.0 | 32768.0 | 4096 | 16384 | 352 | 28468 | 2266 | 0 | 56.0 | 7.0 | 0.0 | 204466.0 | 64 | 0x7fb5e5294ec0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 0 | 27664 | 0 | 0 | 64 | 0x7f32c606cec0 | 0 | 0 | 0 | 0 | 0 | 0 | 168 | 56 | 131072.0 | 131072.0 | 0.0 | 1027000.0 | 64 | 0x7f095d840ec0 | 0 | 65536 | 32768 | 0 | 0 | 0 | 16384 | 16384 | 0.0 | 0.0 | 0.0 | 524288.0 | 0.0 | 0.0 | 0.0 | 10201 | 0 | 816 | 27563 | 0 | 73358.0 | 131072.0 | 0.0 | 65568.0 | 64 | 0x7f18088e4ec0 | 2261 | 4096 | 2261 | 6357 | 2290 | 4096 | 2290 | 6386 | 2316 | 4096 | 2316 | 6412 | 2293 | 4096 | 2293 | 6389 | 2230 | 4096 | 2230 | 6326 | 2271 | 4096 | 2271 | 6367 | 2282 | 4096 | 2282 | 6378 | 2310 | 4096 | 2310 | 6406 | 2311 | 4100 | 2315 | 6411 | 2264 | 4096 | 2264 | 6360 | 2288 | 4096 | 2288 | 6384 | 2318 | 4096 | 2318 | 6414 | 2292 | 4096 | 2292 | 6388 | 2232 | 4098 | 2234 | 6330 | 2270 | 4096 | 2270 | 6366 | 2286 | 4096 | 2286 | 6382 | 2291 | 4096 | 2291 | 6387 | 2270 | 4096 | 2270 | 6366 | 2368 | 4098 | 2370 | 6466 | 2313 | 4096 | 2313 | 6409 | 2275 | 4096 | 2275 | 6371 | 2280 | 4096 | 2280 | 6376 | 2287 | 4096 | 2287 | 6383 | 2447 | 4098 | 2449 | 6545 | 2279 | 4096 | 2279 | 6375 | 2290 | 4096 | 2290 | 6386 | 2269 | 4096 | 2269 | 6365 | 2316 | 4097 | 2317 | 6413 | 2315 | 4096 | 2315 | 6411 | 2279 | 4096 | 2279 | 6375 | 2280 | 4096 | 2280 | 6376 | 2290 | 4096 | 2290 | 6386 | 64 | 0x7f4fb5fd8ec0 | 0 | 0 | 0 | 224 | 0 | 65536 | 64182 | 56 | 64 | 0x7f42a6b3cec0 | 114688 | 0 | 32768 | 32768 | 16384 | 16384 | 65536 | 49152 | 27649860.0 | 87502975.0 | 39274438.0 | 131072.0 | 0.0 | 215108.0 | 0 | 0 | 14754 | 521.0 | 131081.0 | 0.0 | 10.0 | 64 | 0x7fb6d6754ec0 | 234048 | 132225 | 16384 | 0 | 16384 | 16384 | 32768 | 49152 | 29255 | 29255 | 1996337.0 | 1334650.0 | 3387.0 | 170996.0 | 1046881.0 | 0.0 | 1326318.0 | 1027943.0 | 232337 | 140340 | 29255 | 0 | 29255 | 0 | 936160.0 | 486100.0 | 0.0 | 0.0 | 64 | 0x7f4ccb2e8ec0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4097 | 0 | 0 | 0 | 4096 | 0 | 301 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 100 | 0 | 4097 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4099 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4098 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 64 | 0x7f707852cec0 | 0 | 1168245 | 4096 | 4096 | 0 | 1374737 | 4096 | 4096 | 0 | 1374113 | 4096 | 4096 | 0 | 1251333 | 4096 | 4096 | 0 | 1323182 | 4096 | 4096 | 0 | 1480557 | 4096 | 4096 | 0 | 1282383 | 4096 | 4096 | 0 | 1503021 | 4096 | 4096 | 0 | 1367890 | 4096 | 4096 | 0 | 1185330 | 4096 | 4096 | 0 | 1031338 | 4096 | 4096 | 0 | 1287324 | 4096 | 4096 | 0 | 1101961 | 4096 | 4096 | 0 | 1542256 | 4096 | 4096 | 0 | 1135142 | 4096 | 4096 | 0 | 1105766 | 4096 | 4096 | 0 | 1224038 | 4096 | 4096 | 0 | 1191336 | 4096 | 4096 | 0 | 1105875 | 4096 | 4096 | 0 | 1421596 | 4096 | 4096 | 0 | 1220864 | 4096 | 4096 | 0 | 1345222 | 4096 | 4096 | 0 | 1238044 | 4096 | 4096 | 0 | 1282389 | 4096 | 4096 | 0 | 1629687 | 4096 | 4096 | 0 | 1132579 | 4096 | 4096 | 0 | 1275299 | 4096 | 4096 | 0 | 1039849 | 4096 | 4096 | 0 | 1123301 | 4096 | 4096 | 0 | 1173075 | 4096 | 4096 | 0 | 1143817 | 4096 | 4096 | 0 | 1262905 | 4096 | 4096 | 64 | 0x7f8bc7a80ec0 | 0 | 0 | 1048576 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 0.0 | 0 | 32768 | 65551.0 | 0.0 | 0.0 | 0.0 | 64 | 0x7fb5d5860ec0 | 32768 | 32768 | 0 | 64 | 0x7fa6a5348ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 114688 | 2097152.0 | 2097152.0 | 1048576.0 | 1048576.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 12040 | 19189 | 8199 | 547 | 0 | 26241 | 204509.0 | 0.0 | 73429.0 | 131080.0 | 64 | 0x7fcd72e38ec0 | 10485760 | 65536 | 0 | 0 | 0 | 16384 | 0 | 0 | 131072.0 | 0.0 | 0.0 | 0.0 | 32768.0 | 16384.0 | 0 | 0 | 131078.0 | 34952.0 | 46045.0 | 19491.0 | 64 | 0x7f12b11a8ec0 | 1315 | 116949 | 0 | 0 | 65536 | 63800 | 56 | 1680 | 64 | 0x7f16ec274ec0 | 11246562 | 9885575 | 1016923 | 344064 | 1685778 | 0 | 0 | 163840 | 832.0 | 515146.0 | 0.0 | 524288.0 | 313367.0 | 32768.0 | 532433 | 0 | 0 | 11249 | 131072.0 | 131072.0 | 0.0 | 131072.0 | 64 | 0x7f0fa95e8ec0 | 0 | 0 | 0 | 960793 | 0 | 0 | 0 | 1046335 | 0 | 0 | 0 | 1007179 | 0 | 0 | 0 | 1069013 | 11 | 0 | 0 | 1185365 | 131 | 0 | 0 | 1263233 | 0 | 0 | 0 | 1121946 | 0 | 0 | 0 | 1081571 | 0 | 0 | 0 | 1011187 | 0 | 0 | 0 | 1006260 | 0 | 0 | 0 | 1027593 | 0 | 0 | 0 | 1072598 | 0 | 0 | 0 | 1003114 | 0 | 0 | 0 | 1118865 | 95 | 0 | 0 | 1169897 | 111 | 0 | 0 | 1270909 | 0 | 0 | 0 | 1077659 | 0 | 0 | 0 | 1062317 | 0 | 0 | 0 | 1038773 | 437 | 0 | 0 | 1336872 | 0 | 0 | 0 | 1051285 | 0 | 0 | 0 | 1086019 | 0 | 0 | 0 | 1116459 | 0 | 0 | 0 | 1184759 | 0 | 0 | 0 | 1107126 | 0 | 0 | 0 | 1091346 | 0 | 0 | 0 | 1054377 | 0 | 0 | 0 | 1115638 | 65 | 0 | 0 | 1174159 | 0 | 0 | 0 | 1063579 | 0 | 0 | 0 | 1010761 | 0 | 0 | 0 | 1238908 | 64 | 0x7fb3dee04ec0 | 6360 | 0 | 4096 | 6398 | 0 | 4096 | 6407 | 0 | 4096 | 6397 | 0 | 4096 | 6344 | 0 | 4096 | 6385 | 0 | 4096 | 6341 | 0 | 4096 | 6375 | 0 | 4096 | 6380 | 0 | 4096 | 6364 | 0 | 4096 | 6398 | 0 | 4096 | 6409 | 0 | 4096 | 6399 | 0 | 4096 | 6341 | 0 | 4096 | 6389 | 0 | 4096 | 6345 | 0 | 4096 | 6363 | 0 | 4096 | 6412 | 0 | 4096 | 6384 | 0 | 4096 | 6375 | 0 | 4096 | 6364 | 0 | 4096 | 6372 | 0 | 4096 | 6385 | 0 | 4096 | 6531 | 0 | 4096 | 6363 | 0 | 4096 | 6359 | 0 | 4096 | 6419 | 0 | 4096 | 6387 | 0 | 4096 | 6379 | 0 | 4096 | 6364 | 0 | 4096 | 6374 | 0 | 4096 | 6388 | 0 | 4096 | 64 | 0x7f8ab4290ec0 | 131072 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384 | 0 | 41246558.0 | 35325626.0 | 0.0 | 200067979162338 | 200067979182178 |
| 3 | 1 | vecCopy(double*, double*, double*, int, int) | 2 | 1048576 | 256 | 0 | 0 | 8 | 0 | 16 | 64 | 0x7f2f30d60ec0 | 0 | 393216 | 163840 | 0 | 0 | 0 | 0 | 0 | 28486 | 0.0 | 0.0 | 0.0 | 32768.0 | 0.0 | 0.0 | 220.0 | 32768.0 | 4096 | 16384 | 302 | 37723 | 1950 | 0 | 56.0 | 2.0 | 0.0 | 200260.0 | 64 | 0x7fb5e5294ec0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 0 | 40783 | 0 | 0 | 64 | 0x7f32c606cec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 56 | 131072.0 | 131072.0 | 0.0 | 2106996.0 | 64 | 0x7f095d840ec0 | 0 | 65536 | 32768 | 0 | 0 | 0 | 16384 | 16384 | 0.0 | 0.0 | 0.0 | 524288.0 | 0.0 | 0.0 | 0.0 | 18950 | 0 | 2726 | 38120 | 0 | 69389.0 | 131072.0 | 0.0 | 45663.0 | 64 | 0x7f18088e4ec0 | 2212 | 4096 | 2212 | 6308 | 2218 | 4096 | 2218 | 6314 | 2159 | 4096 | 2159 | 6255 | 2202 | 4096 | 2202 | 6298 | 2204 | 4096 | 2204 | 6300 | 2202 | 4097 | 2203 | 6299 | 2170 | 4096 | 2170 | 6266 | 2196 | 4096 | 2196 | 6292 | 2191 | 4098 | 2193 | 6289 | 2218 | 4099 | 2221 | 6317 | 2221 | 4096 | 2221 | 6317 | 2159 | 4096 | 2159 | 6255 | 2206 | 4096 | 2206 | 6302 | 2201 | 4097 | 2202 | 6298 | 2204 | 4096 | 2204 | 6300 | 2171 | 4096 | 2171 | 6267 | 2163 | 4096 | 2163 | 6259 | 2185 | 4096 | 2185 | 6281 | 2209 | 4099 | 2212 | 6308 | 2200 | 4096 | 2200 | 6296 | 2186 | 4096 | 2186 | 6282 | 2228 | 4096 | 2228 | 6324 | 2163 | 4096 | 2163 | 6259 | 2193 | 4096 | 2193 | 6289 | 2195 | 4096 | 2195 | 6291 | 2163 | 4096 | 2163 | 6259 | 2184 | 4096 | 2184 | 6280 | 2155 | 4097 | 2156 | 6252 | 2203 | 4096 | 2203 | 6299 | 2187 | 4096 | 2187 | 6283 | 2230 | 4096 | 2230 | 6326 | 2165 | 4096 | 2165 | 6261 | 64 | 0x7f4fb5fd8ec0 | 0 | 0 | 0 | 56 | 0 | 65536 | 65536 | 0 | 64 | 0x7f42a6b3cec0 | 114688 | 0 | 32768 | 32768 | 16384 | 16384 | 65536 | 49152 | 57390856.0 | 203960685.0 | 49843780.0 | 131072.0 | 0.0 | 431717.0 | 0 | 0 | 22700 | 4524.0 | 131075.0 | 0.0 | 4.0 | 64 | 0x7fb6d6754ec0 | 331432 | 223438 | 16384 | 0 | 16384 | 16384 | 32768 | 49152 | 41428 | 41428 | 3181987.0 | 2495637.0 | 4300.0 | 423158.0 | 1692058.0 | 0.0 | 2485217.0 | 2178896.0 | 331424 | 232703 | 41428 | 0 | 41428 | 0 | 1325696.0 | 781224.0 | 0.0 | 0.0 | 64 | 0x7f4ccb2e8ec0 | 4096 | 0 | 1653 | 0 | 4096 | 0 | 459 | 0 | 4097 | 0 | 912 | 0 | 4096 | 0 | 125 | 0 | 4096 | 0 | 573 | 0 | 4097 | 0 | 390 | 0 | 4096 | 0 | 448 | 0 | 4096 | 0 | 300 | 0 | 4096 | 0 | 31 | 0 | 4099 | 0 | 257 | 0 | 4096 | 0 | 159 | 0 | 4096 | 0 | 189 | 0 | 4096 | 0 | 336 | 0 | 4096 | 0 | 56 | 0 | 4096 | 0 | 166 | 0 | 4096 | 0 | 224 | 0 | 4096 | 0 | 9 | 0 | 4096 | 0 | 135 | 0 | 4097 | 0 | 520 | 0 | 4096 | 0 | 1802 | 0 | 4096 | 0 | 276 | 0 | 4096 | 0 | 1464 | 0 | 4096 | 0 | 823 | 0 | 4096 | 0 | 1003 | 0 | 4096 | 0 | 527 | 0 | 4096 | 0 | 36 | 0 | 4096 | 0 | 13 | 0 | 4098 | 0 | 287 | 0 | 4096 | 0 | 200 | 0 | 4096 | 0 | 10 | 0 | 4096 | 0 | 1289 | 0 | 4096 | 0 | 797 | 0 | 64 | 0x7f707852cec0 | 0 | 3622600 | 2804 | 2804 | 0 | 3628991 | 2854 | 2854 | 0 | 4031469 | 2846 | 2846 | 0 | 3480464 | 2854 | 2854 | 0 | 3057363 | 2876 | 2876 | 0 | 4283274 | 2832 | 2832 | 0 | 3048608 | 2868 | 2868 | 0 | 3743924 | 2828 | 2828 | 0 | 2992924 | 2828 | 2828 | 0 | 3222388 | 2808 | 2808 | 0 | 3243665 | 2852 | 2852 | 0 | 3245835 | 2840 | 2840 | 0 | 4202768 | 2852 | 2852 | 0 | 3406709 | 2872 | 2872 | 0 | 3907380 | 2832 | 2832 | 0 | 3164228 | 2868 | 2868 | 0 | 4223629 | 2816 | 2816 | 0 | 3747189 | 2860 | 2860 | 0 | 3804412 | 2818 | 2818 | 0 | 3605594 | 2804 | 2804 | 0 | 4814152 | 2840 | 2840 | 0 | 3897375 | 2860 | 2860 | 0 | 3522879 | 2812 | 2812 | 0 | 3923642 | 2812 | 2812 | 0 | 3892628 | 2812 | 2812 | 0 | 3517951 | 2824 | 2824 | 0 | 4275879 | 2860 | 2860 | 0 | 3508292 | 2824 | 2824 | 0 | 4193072 | 2800 | 2800 | 0 | 3321261 | 2840 | 2840 | 0 | 3287207 | 2864 | 2864 | 0 | 3327450 | 2812 | 2812 | 64 | 0x7f8bc7a80ec0 | 0 | 0 | 1048576 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 0.0 | 0 | 32768 | 65554.0 | 0.0 | 0.0 | 0.0 | 64 | 0x7fb5d5860ec0 | 32768 | 32768 | 0 | 64 | 0x7fa6a5348ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 114688 | 2097152.0 | 2097152.0 | 1048576.0 | 1048576.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 27685 | 25349 | 9618 | 2805 | 0 | 39619 | 200989.0 | 0.0 | 69903.0 | 131086.0 | 64 | 0x7fcd72e38ec0 | 10485760 | 65536 | 0 | 0 | 0 | 16384 | 0 | 0 | 131072.0 | 0.0 | 0.0 | 0.0 | 32768.0 | 16384.0 | 0 | 0 | 131074.0 | 94908.0 | 45649.0 | 0.0 | 64 | 0x7f12b11a8ec0 | 0 | 185211 | 0 | 0 | 65536 | 63800 | 56 | 1680 | 64 | 0x7f16ec274ec0 | 18850381 | 17530827 | 975490 | 344064 | 2738187 | 0 | 0 | 163840 | 832.0 | 515136.0 | 0.0 | 524288.0 | 618227.0 | 32768.0 | 963178 | 0 | 0 | 13140 | 91094.0 | 91094.0 | 0.0 | 91094.0 | 64 | 0x7f0fa95e8ec0 | 276 | 0 | 0 | 2078425 | 718 | 0 | 0 | 2283622 | 128 | 0 | 0 | 1857323 | 30 | 0 | 0 | 1917834 | 65 | 0 | 0 | 1851409 | 127 | 0 | 0 | 2017291 | 0 | 0 | 0 | 1586952 | 0 | 0 | 0 | 1845882 | 39 | 0 | 0 | 1812700 | 68 | 0 | 0 | 1662973 | 506 | 0 | 0 | 2211686 | 0 | 0 | 0 | 1799130 | 0 | 0 | 0 | 1659931 | 89 | 0 | 0 | 2008008 | 1172 | 0 | 0 | 2195573 | 0 | 0 | 0 | 1802041 | 714 | 0 | 0 | 2323621 | 0 | 0 | 0 | 1850067 | 1600 | 0 | 0 | 2540949 | 14 | 0 | 0 | 2025056 | 0 | 0 | 0 | 1700205 | 58 | 0 | 0 | 1970555 | 580 | 0 | 0 | 2131441 | 0 | 0 | 0 | 1845730 | 36 | 0 | 0 | 1711716 | 0 | 0 | 0 | 1699576 | 0 | 0 | 0 | 1762701 | 344 | 0 | 0 | 2084798 | 268 | 0 | 0 | 2144912 | 0 | 0 | 0 | 1524111 | 15 | 0 | 0 | 1959758 | 68 | 0 | 0 | 1791707 | 64 | 0x7fb3dee04ec0 | 6286 | 0 | 4096 | 6327 | 0 | 4096 | 6293 | 0 | 4096 | 6289 | 0 | 4096 | 6316 | 0 | 4096 | 6277 | 0 | 4096 | 6253 | 0 | 4096 | 6294 | 0 | 4096 | 6289 | 0 | 4096 | 6290 | 0 | 4096 | 6328 | 0 | 4096 | 6291 | 0 | 4096 | 6293 | 0 | 4096 | 6321 | 0 | 4096 | 6277 | 0 | 4096 | 6254 | 0 | 4096 | 6267 | 0 | 4096 | 6284 | 0 | 4096 | 6305 | 0 | 4096 | 6330 | 0 | 4096 | 6276 | 0 | 4096 | 6281 | 0 | 4096 | 6271 | 0 | 4096 | 6258 | 0 | 4096 | 6256 | 0 | 4096 | 6265 | 0 | 4096 | 6289 | 0 | 4096 | 6307 | 0 | 4096 | 6328 | 0 | 4096 | 6285 | 0 | 4096 | 6283 | 0 | 4096 | 6268 | 0 | 4096 | 64 | 0x7f8ab4290ec0 | 131072 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384 | 0 | 119329188.0 | 56654754.0 | 0.0 | 200067979273538 | 200067979290178 |
| 4 | 2 | vecCopy(double*, double*, double*, int, int) | 2 | 1048576 | 256 | 0 | 0 | 8 | 0 | 16 | 64 | 0x7f2f30d60ec0 | 0 | 393216 | 163840 | 0 | 0 | 0 | 0 | 0 | 28940 | 0.0 | 0.0 | 0.0 | 32768.0 | 0.0 | 0.0 | 207.0 | 32768.0 | 4096 | 16384 | 302 | 40717 | 1983 | 0 | 56.0 | 11.0 | 0.0 | 199940.0 | 64 | 0x7fb5e5294ec0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 0 | 40768 | 0 | 0 | 64 | 0x7f32c606cec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 56 | 131072.0 | 131072.0 | 0.0 | 2011197.0 | 64 | 0x7f095d840ec0 | 0 | 65536 | 32768 | 0 | 0 | 0 | 16384 | 16384 | 0.0 | 0.0 | 0.0 | 524288.0 | 0.0 | 0.0 | 0.0 | 20445 | 0 | 2660 | 38190 | 0 | 70095.0 | 131072.0 | 0.0 | 45563.0 | 64 | 0x7f18088e4ec0 | 2150 | 4096 | 2150 | 6246 | 2177 | 4096 | 2177 | 6273 | 2167 | 4096 | 2167 | 6263 | 2148 | 4096 | 2148 | 6244 | 2189 | 4096 | 2189 | 6285 | 2191 | 4097 | 2192 | 6288 | 2166 | 4096 | 2166 | 6262 | 2172 | 4096 | 2172 | 6268 | 2175 | 4099 | 2178 | 6274 | 2153 | 4099 | 2156 | 6252 | 2185 | 4096 | 2185 | 6281 | 2170 | 4096 | 2170 | 6266 | 2153 | 4096 | 2153 | 6249 | 2187 | 4097 | 2188 | 6284 | 2193 | 4096 | 2193 | 6289 | 2177 | 4096 | 2177 | 6273 | 2165 | 4096 | 2165 | 6261 | 2151 | 4096 | 2151 | 6247 | 2224 | 4099 | 2227 | 6323 | 2171 | 4096 | 2171 | 6267 | 2141 | 4096 | 2141 | 6237 | 2178 | 4096 | 2178 | 6274 | 2179 | 4096 | 2179 | 6275 | 2194 | 4096 | 2194 | 6290 | 2198 | 4096 | 2198 | 6294 | 2170 | 4096 | 2170 | 6266 | 2151 | 4096 | 2151 | 6247 | 2167 | 4097 | 2168 | 6264 | 2176 | 4096 | 2176 | 6272 | 2144 | 4096 | 2144 | 6240 | 2179 | 4096 | 2179 | 6275 | 2180 | 4096 | 2180 | 6276 | 64 | 0x7f4fb5fd8ec0 | 0 | 0 | 0 | 56 | 0 | 65536 | 65536 | 0 | 64 | 0x7f42a6b3cec0 | 114688 | 0 | 32768 | 32768 | 16384 | 16384 | 65536 | 49152 | 57765526.0 | 192978845.0 | 50819565.0 | 131072.0 | 0.0 | 604455.0 | 0 | 0 | 25175 | 23721.0 | 131085.0 | 0.0 | 24.0 | 64 | 0x7fb6d6754ec0 | 333064 | 224258 | 16384 | 0 | 16384 | 16384 | 32768 | 49152 | 41632 | 41632 | 3191915.0 | 2493074.0 | 4219.0 | 397854.0 | 1717635.0 | 0.0 | 2482516.0 | 2176088.0 | 333056 | 233379 | 41632 | 0 | 41632 | 0 | 1332224.0 | 788337.0 | 0.0 | 0.0 | 64 | 0x7f4ccb2e8ec0 | 4096 | 0 | 441 | 0 | 4096 | 0 | 36 | 0 | 4097 | 0 | 801 | 0 | 4096 | 0 | 1738 | 0 | 4096 | 0 | 1182 | 0 | 4097 | 0 | 325 | 0 | 4096 | 0 | 91 | 0 | 4096 | 0 | 368 | 0 | 4096 | 0 | 330 | 0 | 4099 | 0 | 95 | 0 | 4096 | 0 | 1080 | 0 | 4096 | 0 | 198 | 0 | 4096 | 0 | 349 | 0 | 4096 | 0 | 56 | 0 | 4096 | 0 | 70 | 0 | 4096 | 0 | 104 | 0 | 4096 | 0 | 398 | 0 | 4096 | 0 | 1146 | 0 | 4097 | 0 | 484 | 0 | 4096 | 0 | 416 | 0 | 4096 | 0 | 21 | 0 | 4096 | 0 | 1052 | 0 | 4096 | 0 | 261 | 0 | 4096 | 0 | 1429 | 0 | 4096 | 0 | 305 | 0 | 4096 | 0 | 866 | 0 | 4096 | 0 | 64 | 0 | 4098 | 0 | 1044 | 0 | 4096 | 0 | 1 | 0 | 4096 | 0 | 434 | 0 | 4096 | 0 | 408 | 0 | 4096 | 0 | 1556 | 0 | 64 | 0x7f707852cec0 | 0 | 3019414 | 2840 | 2840 | 0 | 3805566 | 2868 | 2868 | 0 | 2893168 | 2844 | 2844 | 0 | 4394570 | 2838 | 2838 | 0 | 3719139 | 2908 | 2908 | 0 | 3646514 | 2840 | 2840 | 0 | 2821869 | 2868 | 2868 | 0 | 3990068 | 2836 | 2836 | 0 | 3130074 | 2836 | 2836 | 0 | 4047865 | 2840 | 2840 | 0 | 4304105 | 2864 | 2864 | 0 | 3279555 | 2836 | 2836 | 0 | 3458266 | 2832 | 2832 | 0 | 3684432 | 2908 | 2908 | 0 | 3405072 | 2840 | 2840 | 0 | 3811030 | 2868 | 2868 | 0 | 3269281 | 2842 | 2842 | 0 | 3373001 | 2868 | 2868 | 0 | 5091322 | 2848 | 2848 | 0 | 3554058 | 2864 | 2864 | 0 | 4766885 | 2800 | 2800 | 0 | 3706149 | 2840 | 2840 | 0 | 3600606 | 2844 | 2844 | 0 | 4547252 | 2840 | 2840 | 0 | 4987512 | 2840 | 2840 | 0 | 2811187 | 2844 | 2844 | 0 | 3459144 | 2868 | 2868 | 0 | 5074160 | 2856 | 2856 | 0 | 4714888 | 2868 | 2868 | 0 | 3573994 | 2792 | 2792 | 0 | 3265947 | 2840 | 2840 | 0 | 3313355 | 2844 | 2844 | 64 | 0x7f8bc7a80ec0 | 0 | 0 | 1048576 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 0.0 | 0 | 32768 | 65554.0 | 0.0 | 0.0 | 0.0 | 64 | 0x7fb5d5860ec0 | 32768 | 32768 | 0 | 64 | 0x7fa6a5348ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 114688 | 2097152.0 | 2097152.0 | 1048576.0 | 1048576.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 27882 | 26189 | 9638 | 2476 | 0 | 38724 | 201429.0 | 0.0 | 70344.0 | 131085.0 | 64 | 0x7fcd72e38ec0 | 10485760 | 65536 | 0 | 0 | 0 | 16384 | 0 | 0 | 131072.0 | 0.0 | 0.0 | 0.0 | 32768.0 | 16384.0 | 0 | 0 | 131081.0 | 107629.0 | 45685.0 | 0.0 | 64 | 0x7f12b11a8ec0 | 0 | 181934 | 0 | 0 | 65536 | 63800 | 56 | 1680 | 64 | 0x7f16ec274ec0 | 20228511 | 18668289 | 1216158 | 344064 | 2851023 | 0 | 0 | 163840 | 832.0 | 515156.0 | 0.0 | 524288.0 | 700661.0 | 32768.0 | 1080267 | 0 | 0 | 14023 | 91210.0 | 91210.0 | 0.0 | 91210.0 | 64 | 0x7f0fa95e8ec0 | 59 | 0 | 0 | 1657032 | 0 | 0 | 0 | 1681772 | 0 | 0 | 0 | 2118893 | 408 | 0 | 0 | 2262814 | 647 | 0 | 0 | 2130525 | 170 | 0 | 0 | 2065416 | 0 | 0 | 0 | 1548795 | 204 | 0 | 0 | 2122947 | 688 | 0 | 0 | 2112658 | 0 | 0 | 0 | 1382101 | 0 | 0 | 0 | 1548077 | 0 | 0 | 0 | 1878627 | 534 | 0 | 0 | 2026008 | 898 | 0 | 0 | 2307419 | 1835 | 0 | 0 | 2466622 | 571 | 0 | 0 | 1847218 | 0 | 0 | 0 | 1647624 | 959 | 0 | 0 | 2335257 | 0 | 0 | 0 | 1332561 | 0 | 0 | 0 | 1672615 | 438 | 0 | 0 | 2354054 | 1123 | 0 | 0 | 2533509 | 55 | 0 | 0 | 1837177 | 130 | 0 | 0 | 1918288 | 194 | 0 | 0 | 1926745 | 0 | 0 | 0 | 1631619 | 171 | 0 | 0 | 1895566 | 0 | 0 | 0 | 1345366 | 22 | 0 | 0 | 1859148 | 1593 | 0 | 0 | 2502870 | 1267 | 0 | 0 | 2554825 | 509 | 0 | 0 | 2172337 | 64 | 0x7fb3dee04ec0 | 6267 | 0 | 4096 | 6317 | 0 | 4096 | 6241 | 0 | 4096 | 6246 | 0 | 4096 | 6289 | 0 | 4096 | 6320 | 0 | 4096 | 6253 | 0 | 4096 | 6268 | 0 | 4096 | 6269 | 0 | 4096 | 6264 | 0 | 4096 | 6323 | 0 | 4096 | 6244 | 0 | 4096 | 6246 | 0 | 4096 | 6294 | 0 | 4096 | 6319 | 0 | 4096 | 6256 | 0 | 4096 | 6263 | 0 | 4096 | 6239 | 0 | 4096 | 6268 | 0 | 4096 | 6290 | 0 | 4096 | 6242 | 0 | 4096 | 6261 | 0 | 4096 | 6290 | 0 | 4096 | 6285 | 0 | 4096 | 6294 | 0 | 4096 | 6268 | 0 | 4096 | 6241 | 0 | 4096 | 6268 | 0 | 4096 | 6291 | 0 | 4096 | 6241 | 0 | 4096 | 6263 | 0 | 4096 | 6290 | 0 | 4096 | 64 | 0x7f8ab4290ec0 | 131072 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384 | 0 | 121672689.0 | 58735129.0 | 0.0 | 200067979310018 | 200067979325698 |