foreman c7266c6fdc P4 to Git Change 1732168 by jatang@jatang_win_pal_lc on 2019/01/17 17:58:53 ...

SWDEV-172202 - Workaround the scheduler for systems don't support PCIe 3 atomics properly.

	The idea is the scheduler uses a device side global as write_index, and only write the write_index back to the hsa queue when the last thread of the scheduler leaves.

	This change along with the library side change have been tested on systems with or without proper PCIe 3 atomics support.

Affected files ...

... //depot/stg/opencl/drivers/opencl/runtime/device/rocm/rocblit.cpp#29 edit
... //depot/stg/opencl/drivers/opencl/runtime/device/rocm/rocsched.hpp#2 edit


[ROCm/clr commit: aa3989dcd0]

2019-01-17 18:20:24 -05:00

..

clr/rocclr

P4 to Git Change 1732168 by jatang@jatang_win_pal_lc on 2019/01/17 17:58:53

2019-01-17 18:20:24 -05:00