Jose Santos
34 KiB
34 KiB
| 1 | Dispatch_ID | Kernel_Name | GPU_ID | Grid_Size | Workgroup_Size | LDS_Per_Workgroup | Scratch_Per_Workitem | Arch_VGPR | Accum_VGPR | SGPR | wave_size | obj | SQ_INSTS_VALU_MUL_F32 | SQ_INSTS_VALU_FMA_F32 | SQ_INSTS_VALU_TRANS_F32 | SQ_INSTS_VALU_ADD_F64 | SQ_INSTS_VALU_MUL_F64 | SQ_INSTS_VALU_FMA_F64 | SQ_INSTS_VALU_TRANS_F64 | SQ_INSTS_VALU_INT32 | TCP_VOLATILE_sum | TCP_TOTAL_ACCESSES_sum | TCP_TOTAL_READ_sum | TCP_TOTAL_WRITE_sum | TA_BUFFER_ATOMIC_WAVEFRONTS_sum | TA_BUFFER_TOTAL_CYCLES_sum | TD_ATOMIC_WAVEFRONT_sum | TD_STORE_WAVEFRONT_sum | SPI_RA_REQ_NO_ALLOC | SPI_RA_REQ_NO_ALLOC_CSN | CPC_CPC_STAT_STALL | CPC_UTCL1_STALL_ON_TRANSLATION | CPF_CPF_STAT_IDLE | CPF_CPF_TCIU_IDLE | TCC_REQ_sum | TCC_STREAMING_REQ_sum | TCC_HIT_sum | TCC_MISS_sum | wave_size_1 | obj_1 | SQC_TC_DATA_WRITE_REQ | SQC_TC_DATA_ATOMIC_REQ | SQC_TC_STALL | SQC_TC_REQ | SQC_DCACHE_REQ_READ_16 | SQC_ICACHE_REQ | SQC_ICACHE_HITS | SQC_ICACHE_MISSES | wave_size_2 | obj_2 | SQC_ICACHE_MISSES_DUPLICATE | SQC_DCACHE_INPUT_VALID_READYB | SQC_DCACHE_ATOMIC | SQC_DCACHE_REQ_READ_8 | SQC_DCACHE_REQ | SQC_DCACHE_HITS | SQC_DCACHE_MISSES | SQC_DCACHE_MISSES_DUPLICATE | wave_size_3 | obj_3 | SQ_WAVES_LT_32 | SQ_WAVES_LT_16 | SQ_ITEMS | SQ_LDS_MEM_VIOLATIONS | SQ_LDS_ATOMIC_RETURN | SQ_LDS_IDX_ACTIVE | SQ_WAVES_RESTORED | SQ_WAVES_SAVED | TCP_TCC_NC_WRITE_REQ_sum | TCP_TCC_NC_ATOMIC_REQ_sum | TCP_TCC_UC_READ_REQ_sum | TCP_TCC_UC_WRITE_REQ_sum | TA_FLAT_WRITE_WAVEFRONTS_sum | TA_FLAT_ATOMIC_WAVEFRONTS_sum | SPI_RA_WVLIM_STALL_CSN | SPI_SWC_CSC_WR | TCC_NORMAL_EVICT_sum | TCC_ALL_TC_OP_INV_EVICT_sum | TCC_TOO_MANY_EA_WRREQS_STALL_sum | TCC_EA_ATOMIC_sum | wave_size_4 | obj_4 | SQ_THREAD_CYCLES_VALU | SQ_IFETCH | SQ_LDS_BANK_CONFLICT | SQ_LDS_ADDR_CONFLICT | SQ_LDS_UNALIGNED_STALL | SQ_WAVES_EQ_64 | SQ_WAVES_LT_64 | SQ_WAVES_LT_48 | TCP_TCC_WRITE_REQ_sum | TCP_TCC_ATOMIC_WITH_RET_REQ_sum | TCP_TCC_ATOMIC_WITHOUT_RET_REQ_sum | TCP_TCC_NC_READ_REQ_sum | TA_FLAT_WAVEFRONTS_sum | TA_FLAT_READ_WAVEFRONTS_sum | SPI_RA_BAR_CU_FULL_CSN | SPI_RA_TGLIM_CU_FULL_CSN | TCC_EA_RDREQ_DRAM_sum | TCC_TAG_STALL_sum | TCC_NORMAL_WRITEBACK_sum | TCC_ALL_TC_OP_WB_WRITEBACK_sum | wave_size_5 | obj_5 | TCC_RW_REQ[0] | TCC_TOO_MANY_EA_WRREQS_STALL[0] | TCC_WRITE[0] | TCC_RW_REQ[1] | TCC_TOO_MANY_EA_WRREQS_STALL[1] | TCC_WRITE[1] | TCC_RW_REQ[2] | TCC_TOO_MANY_EA_WRREQS_STALL[2] | TCC_WRITE[2] | TCC_RW_REQ[3] | TCC_TOO_MANY_EA_WRREQS_STALL[3] | TCC_WRITE[3] | TCC_RW_REQ[4] | TCC_TOO_MANY_EA_WRREQS_STALL[4] | TCC_WRITE[4] | TCC_RW_REQ[5] | TCC_TOO_MANY_EA_WRREQS_STALL[5] | TCC_WRITE[5] | TCC_RW_REQ[6] | TCC_TOO_MANY_EA_WRREQS_STALL[6] | TCC_WRITE[6] | TCC_RW_REQ[7] | TCC_TOO_MANY_EA_WRREQS_STALL[7] | TCC_WRITE[7] | TCC_RW_REQ[8] | TCC_TOO_MANY_EA_WRREQS_STALL[8] | TCC_WRITE[8] | TCC_RW_REQ[9] | TCC_TOO_MANY_EA_WRREQS_STALL[9] | TCC_WRITE[9] | TCC_RW_REQ[10] | TCC_TOO_MANY_EA_WRREQS_STALL[10] | TCC_WRITE[10] | TCC_RW_REQ[11] | TCC_TOO_MANY_EA_WRREQS_STALL[11] | TCC_WRITE[11] | TCC_RW_REQ[12] | TCC_TOO_MANY_EA_WRREQS_STALL[12] | TCC_WRITE[12] | TCC_RW_REQ[13] | TCC_TOO_MANY_EA_WRREQS_STALL[13] | TCC_WRITE[13] | TCC_RW_REQ[14] | TCC_TOO_MANY_EA_WRREQS_STALL[14] | TCC_WRITE[14] | TCC_RW_REQ[15] | TCC_TOO_MANY_EA_WRREQS_STALL[15] | TCC_WRITE[15] | TCC_RW_REQ[16] | TCC_TOO_MANY_EA_WRREQS_STALL[16] | TCC_WRITE[16] | TCC_RW_REQ[17] | TCC_TOO_MANY_EA_WRREQS_STALL[17] | TCC_WRITE[17] | TCC_RW_REQ[18] | TCC_TOO_MANY_EA_WRREQS_STALL[18] | TCC_WRITE[18] | TCC_RW_REQ[19] | TCC_TOO_MANY_EA_WRREQS_STALL[19] | TCC_WRITE[19] | TCC_RW_REQ[20] | TCC_TOO_MANY_EA_WRREQS_STALL[20] | TCC_WRITE[20] | TCC_RW_REQ[21] | TCC_TOO_MANY_EA_WRREQS_STALL[21] | TCC_WRITE[21] | TCC_RW_REQ[22] | TCC_TOO_MANY_EA_WRREQS_STALL[22] | TCC_WRITE[22] | TCC_RW_REQ[23] | TCC_TOO_MANY_EA_WRREQS_STALL[23] | TCC_WRITE[23] | TCC_RW_REQ[24] | TCC_TOO_MANY_EA_WRREQS_STALL[24] | TCC_WRITE[24] | TCC_RW_REQ[25] | TCC_TOO_MANY_EA_WRREQS_STALL[25] | TCC_WRITE[25] | TCC_RW_REQ[26] | TCC_TOO_MANY_EA_WRREQS_STALL[26] | TCC_WRITE[26] | TCC_RW_REQ[27] | TCC_TOO_MANY_EA_WRREQS_STALL[27] | TCC_WRITE[27] | TCC_RW_REQ[28] | TCC_TOO_MANY_EA_WRREQS_STALL[28] | TCC_WRITE[28] | TCC_RW_REQ[29] | TCC_TOO_MANY_EA_WRREQS_STALL[29] | TCC_WRITE[29] | TCC_RW_REQ[30] | TCC_TOO_MANY_EA_WRREQS_STALL[30] | TCC_WRITE[30] | TCC_RW_REQ[31] | TCC_TOO_MANY_EA_WRREQS_STALL[31] | TCC_WRITE[31] | wave_size_6 | obj_6 | SQC_DCACHE_REQ_READ_1 | SQC_DCACHE_REQ_READ_2 | SQC_DCACHE_REQ_READ_4 | wave_size_7 | obj_7 | TCC_ATOMIC[0] | TCC_CYCLE[0] | TCC_EA_ATOMIC[0] | TCC_EA_ATOMIC_LEVEL[0] | TCC_ATOMIC[1] | TCC_CYCLE[1] | TCC_EA_ATOMIC[1] | TCC_EA_ATOMIC_LEVEL[1] | TCC_ATOMIC[2] | TCC_CYCLE[2] | TCC_EA_ATOMIC[2] | TCC_EA_ATOMIC_LEVEL[2] | TCC_ATOMIC[3] | TCC_CYCLE[3] | TCC_EA_ATOMIC[3] | TCC_EA_ATOMIC_LEVEL[3] | TCC_ATOMIC[4] | TCC_CYCLE[4] | TCC_EA_ATOMIC[4] | TCC_EA_ATOMIC_LEVEL[4] | TCC_ATOMIC[5] | TCC_CYCLE[5] | TCC_EA_ATOMIC[5] | TCC_EA_ATOMIC_LEVEL[5] | TCC_ATOMIC[6] | TCC_CYCLE[6] | TCC_EA_ATOMIC[6] | TCC_EA_ATOMIC_LEVEL[6] | TCC_ATOMIC[7] | TCC_CYCLE[7] | TCC_EA_ATOMIC[7] | TCC_EA_ATOMIC_LEVEL[7] | TCC_ATOMIC[8] | TCC_CYCLE[8] | TCC_EA_ATOMIC[8] | TCC_EA_ATOMIC_LEVEL[8] | TCC_ATOMIC[9] | TCC_CYCLE[9] | TCC_EA_ATOMIC[9] | TCC_EA_ATOMIC_LEVEL[9] | TCC_ATOMIC[10] | TCC_CYCLE[10] | TCC_EA_ATOMIC[10] | TCC_EA_ATOMIC_LEVEL[10] | TCC_ATOMIC[11] | TCC_CYCLE[11] | TCC_EA_ATOMIC[11] | TCC_EA_ATOMIC_LEVEL[11] | TCC_ATOMIC[12] | TCC_CYCLE[12] | TCC_EA_ATOMIC[12] | TCC_EA_ATOMIC_LEVEL[12] | TCC_ATOMIC[13] | TCC_CYCLE[13] | TCC_EA_ATOMIC[13] | TCC_EA_ATOMIC_LEVEL[13] | TCC_ATOMIC[14] | TCC_CYCLE[14] | TCC_EA_ATOMIC[14] | TCC_EA_ATOMIC_LEVEL[14] | TCC_ATOMIC[15] | TCC_CYCLE[15] | TCC_EA_ATOMIC[15] | TCC_EA_ATOMIC_LEVEL[15] | TCC_ATOMIC[16] | TCC_CYCLE[16] | TCC_EA_ATOMIC[16] | TCC_EA_ATOMIC_LEVEL[16] | TCC_ATOMIC[17] | TCC_CYCLE[17] | TCC_EA_ATOMIC[17] | TCC_EA_ATOMIC_LEVEL[17] | TCC_ATOMIC[18] | TCC_CYCLE[18] | TCC_EA_ATOMIC[18] | TCC_EA_ATOMIC_LEVEL[18] | TCC_ATOMIC[19] | TCC_CYCLE[19] | TCC_EA_ATOMIC[19] | TCC_EA_ATOMIC_LEVEL[19] | TCC_ATOMIC[20] | TCC_CYCLE[20] | TCC_EA_ATOMIC[20] | TCC_EA_ATOMIC_LEVEL[20] | TCC_ATOMIC[21] | TCC_CYCLE[21] | TCC_EA_ATOMIC[21] | TCC_EA_ATOMIC_LEVEL[21] | TCC_ATOMIC[22] | TCC_CYCLE[22] | TCC_EA_ATOMIC[22] | TCC_EA_ATOMIC_LEVEL[22] | TCC_ATOMIC[23] | TCC_CYCLE[23] | TCC_EA_ATOMIC[23] | TCC_EA_ATOMIC_LEVEL[23] | TCC_ATOMIC[24] | TCC_CYCLE[24] | TCC_EA_ATOMIC[24] | TCC_EA_ATOMIC_LEVEL[24] | TCC_ATOMIC[25] | TCC_CYCLE[25] | TCC_EA_ATOMIC[25] | TCC_EA_ATOMIC_LEVEL[25] | TCC_ATOMIC[26] | TCC_CYCLE[26] | TCC_EA_ATOMIC[26] | TCC_EA_ATOMIC_LEVEL[26] | TCC_ATOMIC[27] | TCC_CYCLE[27] | TCC_EA_ATOMIC[27] | TCC_EA_ATOMIC_LEVEL[27] | TCC_ATOMIC[28] | TCC_CYCLE[28] | TCC_EA_ATOMIC[28] | TCC_EA_ATOMIC_LEVEL[28] | TCC_ATOMIC[29] | TCC_CYCLE[29] | TCC_EA_ATOMIC[29] | TCC_EA_ATOMIC_LEVEL[29] | TCC_ATOMIC[30] | TCC_CYCLE[30] | TCC_EA_ATOMIC[30] | TCC_EA_ATOMIC_LEVEL[30] | TCC_ATOMIC[31] | TCC_CYCLE[31] | TCC_EA_ATOMIC[31] | TCC_EA_ATOMIC_LEVEL[31] | wave_size_8 | obj_8 | SQ_ACTIVE_INST_SCA | SQ_ACTIVE_INST_EXP_GDS | SQ_ACTIVE_INST_MISC | SQ_ACTIVE_INST_FLAT | SQ_INST_CYCLES_VMEM_WR | SQ_INST_CYCLES_VMEM_RD | SQ_INST_CYCLES_SMEM | SQ_INST_CYCLES_SALU | TCP_TCP_LATENCY_sum | TCP_TCC_READ_REQ_LATENCY_sum | TCP_TCC_WRITE_REQ_LATENCY_sum | TCP_TCC_READ_REQ_sum | TA_ADDR_STALLED_BY_TD_CYCLES_sum | TA_DATA_STALLED_BY_TC_CYCLES_sum | SPI_RA_SGPR_SIMD_FULL_CSN | SPI_RA_LDS_CU_FULL_CSN | CPC_ME1_DC0_SPI_BUSY | TCC_EA_WRREQ_STALL_sum | TCC_EA_RDREQ_sum | TCC_EA_RDREQ_32B_sum | TCC_EA_RD_UNCACHED_32B_sum | wave_size_9 | obj_9 | TCC_EA_RDREQ_IO_CREDIT_STALL[0] | TCC_EA_RDREQ_LEVEL[0] | TCC_EA_WRREQ[0] | TCC_EA_WRREQ_64B[0] | TCC_EA_RDREQ_IO_CREDIT_STALL[1] | TCC_EA_RDREQ_LEVEL[1] | TCC_EA_WRREQ[1] | TCC_EA_WRREQ_64B[1] | TCC_EA_RDREQ_IO_CREDIT_STALL[2] | TCC_EA_RDREQ_LEVEL[2] | TCC_EA_WRREQ[2] | TCC_EA_WRREQ_64B[2] | TCC_EA_RDREQ_IO_CREDIT_STALL[3] | TCC_EA_RDREQ_LEVEL[3] | TCC_EA_WRREQ[3] | TCC_EA_WRREQ_64B[3] | TCC_EA_RDREQ_IO_CREDIT_STALL[4] | TCC_EA_RDREQ_LEVEL[4] | TCC_EA_WRREQ[4] | TCC_EA_WRREQ_64B[4] | TCC_EA_RDREQ_IO_CREDIT_STALL[5] | TCC_EA_RDREQ_LEVEL[5] | TCC_EA_WRREQ[5] | TCC_EA_WRREQ_64B[5] | TCC_EA_RDREQ_IO_CREDIT_STALL[6] | TCC_EA_RDREQ_LEVEL[6] | TCC_EA_WRREQ[6] | TCC_EA_WRREQ_64B[6] | TCC_EA_RDREQ_IO_CREDIT_STALL[7] | TCC_EA_RDREQ_LEVEL[7] | TCC_EA_WRREQ[7] | TCC_EA_WRREQ_64B[7] | TCC_EA_RDREQ_IO_CREDIT_STALL[8] | TCC_EA_RDREQ_LEVEL[8] | TCC_EA_WRREQ[8] | TCC_EA_WRREQ_64B[8] | TCC_EA_RDREQ_IO_CREDIT_STALL[9] | TCC_EA_RDREQ_LEVEL[9] | TCC_EA_WRREQ[9] | TCC_EA_WRREQ_64B[9] | TCC_EA_RDREQ_IO_CREDIT_STALL[10] | TCC_EA_RDREQ_LEVEL[10] | TCC_EA_WRREQ[10] | TCC_EA_WRREQ_64B[10] | TCC_EA_RDREQ_IO_CREDIT_STALL[11] | TCC_EA_RDREQ_LEVEL[11] | TCC_EA_WRREQ[11] | TCC_EA_WRREQ_64B[11] | TCC_EA_RDREQ_IO_CREDIT_STALL[12] | TCC_EA_RDREQ_LEVEL[12] | TCC_EA_WRREQ[12] | TCC_EA_WRREQ_64B[12] | TCC_EA_RDREQ_IO_CREDIT_STALL[13] | TCC_EA_RDREQ_LEVEL[13] | TCC_EA_WRREQ[13] | TCC_EA_WRREQ_64B[13] | TCC_EA_RDREQ_IO_CREDIT_STALL[14] | TCC_EA_RDREQ_LEVEL[14] | TCC_EA_WRREQ[14] | TCC_EA_WRREQ_64B[14] | TCC_EA_RDREQ_IO_CREDIT_STALL[15] | TCC_EA_RDREQ_LEVEL[15] | TCC_EA_WRREQ[15] | TCC_EA_WRREQ_64B[15] | TCC_EA_RDREQ_IO_CREDIT_STALL[16] | TCC_EA_RDREQ_LEVEL[16] | TCC_EA_WRREQ[16] | TCC_EA_WRREQ_64B[16] | TCC_EA_RDREQ_IO_CREDIT_STALL[17] | TCC_EA_RDREQ_LEVEL[17] | TCC_EA_WRREQ[17] | TCC_EA_WRREQ_64B[17] | TCC_EA_RDREQ_IO_CREDIT_STALL[18] | TCC_EA_RDREQ_LEVEL[18] | TCC_EA_WRREQ[18] | TCC_EA_WRREQ_64B[18] | TCC_EA_RDREQ_IO_CREDIT_STALL[19] | TCC_EA_RDREQ_LEVEL[19] | TCC_EA_WRREQ[19] | TCC_EA_WRREQ_64B[19] | TCC_EA_RDREQ_IO_CREDIT_STALL[20] | TCC_EA_RDREQ_LEVEL[20] | TCC_EA_WRREQ[20] | TCC_EA_WRREQ_64B[20] | TCC_EA_RDREQ_IO_CREDIT_STALL[21] | TCC_EA_RDREQ_LEVEL[21] | TCC_EA_WRREQ[21] | TCC_EA_WRREQ_64B[21] | TCC_EA_RDREQ_IO_CREDIT_STALL[22] | TCC_EA_RDREQ_LEVEL[22] | TCC_EA_WRREQ[22] | TCC_EA_WRREQ_64B[22] | TCC_EA_RDREQ_IO_CREDIT_STALL[23] | TCC_EA_RDREQ_LEVEL[23] | TCC_EA_WRREQ[23] | TCC_EA_WRREQ_64B[23] | TCC_EA_RDREQ_IO_CREDIT_STALL[24] | TCC_EA_RDREQ_LEVEL[24] | TCC_EA_WRREQ[24] | TCC_EA_WRREQ_64B[24] | TCC_EA_RDREQ_IO_CREDIT_STALL[25] | TCC_EA_RDREQ_LEVEL[25] | TCC_EA_WRREQ[25] | TCC_EA_WRREQ_64B[25] | TCC_EA_RDREQ_IO_CREDIT_STALL[26] | TCC_EA_RDREQ_LEVEL[26] | TCC_EA_WRREQ[26] | TCC_EA_WRREQ_64B[26] | TCC_EA_RDREQ_IO_CREDIT_STALL[27] | TCC_EA_RDREQ_LEVEL[27] | TCC_EA_WRREQ[27] | TCC_EA_WRREQ_64B[27] | TCC_EA_RDREQ_IO_CREDIT_STALL[28] | TCC_EA_RDREQ_LEVEL[28] | TCC_EA_WRREQ[28] | TCC_EA_WRREQ_64B[28] | TCC_EA_RDREQ_IO_CREDIT_STALL[29] | TCC_EA_RDREQ_LEVEL[29] | TCC_EA_WRREQ[29] | TCC_EA_WRREQ_64B[29] | TCC_EA_RDREQ_IO_CREDIT_STALL[30] | TCC_EA_RDREQ_LEVEL[30] | TCC_EA_WRREQ[30] | TCC_EA_WRREQ_64B[30] | TCC_EA_RDREQ_IO_CREDIT_STALL[31] | TCC_EA_RDREQ_LEVEL[31] | TCC_EA_WRREQ[31] | TCC_EA_WRREQ_64B[31] | wave_size_10 | obj_10 | TCC_EA_WRREQ_DRAM_CREDIT_STALL[0] | TCC_EA_WRREQ_GMI_CREDIT_STALL[0] | TCC_EA_WRREQ_IO_CREDIT_STALL[0] | TCC_EA_WRREQ_LEVEL[0] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[1] | TCC_EA_WRREQ_GMI_CREDIT_STALL[1] | TCC_EA_WRREQ_IO_CREDIT_STALL[1] | TCC_EA_WRREQ_LEVEL[1] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[2] | TCC_EA_WRREQ_GMI_CREDIT_STALL[2] | TCC_EA_WRREQ_IO_CREDIT_STALL[2] | TCC_EA_WRREQ_LEVEL[2] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[3] | TCC_EA_WRREQ_GMI_CREDIT_STALL[3] | TCC_EA_WRREQ_IO_CREDIT_STALL[3] | TCC_EA_WRREQ_LEVEL[3] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[4] | TCC_EA_WRREQ_GMI_CREDIT_STALL[4] | TCC_EA_WRREQ_IO_CREDIT_STALL[4] | TCC_EA_WRREQ_LEVEL[4] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[5] | TCC_EA_WRREQ_GMI_CREDIT_STALL[5] | TCC_EA_WRREQ_IO_CREDIT_STALL[5] | TCC_EA_WRREQ_LEVEL[5] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[6] | TCC_EA_WRREQ_GMI_CREDIT_STALL[6] | TCC_EA_WRREQ_IO_CREDIT_STALL[6] | TCC_EA_WRREQ_LEVEL[6] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[7] | TCC_EA_WRREQ_GMI_CREDIT_STALL[7] | TCC_EA_WRREQ_IO_CREDIT_STALL[7] | TCC_EA_WRREQ_LEVEL[7] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[8] | TCC_EA_WRREQ_GMI_CREDIT_STALL[8] | TCC_EA_WRREQ_IO_CREDIT_STALL[8] | TCC_EA_WRREQ_LEVEL[8] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[9] | TCC_EA_WRREQ_GMI_CREDIT_STALL[9] | TCC_EA_WRREQ_IO_CREDIT_STALL[9] | TCC_EA_WRREQ_LEVEL[9] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[10] | TCC_EA_WRREQ_GMI_CREDIT_STALL[10] | TCC_EA_WRREQ_IO_CREDIT_STALL[10] | TCC_EA_WRREQ_LEVEL[10] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[11] | TCC_EA_WRREQ_GMI_CREDIT_STALL[11] | TCC_EA_WRREQ_IO_CREDIT_STALL[11] | TCC_EA_WRREQ_LEVEL[11] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[12] | TCC_EA_WRREQ_GMI_CREDIT_STALL[12] | TCC_EA_WRREQ_IO_CREDIT_STALL[12] | TCC_EA_WRREQ_LEVEL[12] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[13] | TCC_EA_WRREQ_GMI_CREDIT_STALL[13] | TCC_EA_WRREQ_IO_CREDIT_STALL[13] | TCC_EA_WRREQ_LEVEL[13] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[14] | TCC_EA_WRREQ_GMI_CREDIT_STALL[14] | TCC_EA_WRREQ_IO_CREDIT_STALL[14] | TCC_EA_WRREQ_LEVEL[14] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[15] | TCC_EA_WRREQ_GMI_CREDIT_STALL[15] | TCC_EA_WRREQ_IO_CREDIT_STALL[15] | TCC_EA_WRREQ_LEVEL[15] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[16] | TCC_EA_WRREQ_GMI_CREDIT_STALL[16] | TCC_EA_WRREQ_IO_CREDIT_STALL[16] | TCC_EA_WRREQ_LEVEL[16] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[17] | TCC_EA_WRREQ_GMI_CREDIT_STALL[17] | TCC_EA_WRREQ_IO_CREDIT_STALL[17] | TCC_EA_WRREQ_LEVEL[17] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[18] | TCC_EA_WRREQ_GMI_CREDIT_STALL[18] | TCC_EA_WRREQ_IO_CREDIT_STALL[18] | TCC_EA_WRREQ_LEVEL[18] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[19] | TCC_EA_WRREQ_GMI_CREDIT_STALL[19] | TCC_EA_WRREQ_IO_CREDIT_STALL[19] | TCC_EA_WRREQ_LEVEL[19] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[20] | TCC_EA_WRREQ_GMI_CREDIT_STALL[20] | TCC_EA_WRREQ_IO_CREDIT_STALL[20] | TCC_EA_WRREQ_LEVEL[20] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[21] | TCC_EA_WRREQ_GMI_CREDIT_STALL[21] | TCC_EA_WRREQ_IO_CREDIT_STALL[21] | TCC_EA_WRREQ_LEVEL[21] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[22] | TCC_EA_WRREQ_GMI_CREDIT_STALL[22] | TCC_EA_WRREQ_IO_CREDIT_STALL[22] | TCC_EA_WRREQ_LEVEL[22] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[23] | TCC_EA_WRREQ_GMI_CREDIT_STALL[23] | TCC_EA_WRREQ_IO_CREDIT_STALL[23] | TCC_EA_WRREQ_LEVEL[23] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[24] | TCC_EA_WRREQ_GMI_CREDIT_STALL[24] | TCC_EA_WRREQ_IO_CREDIT_STALL[24] | TCC_EA_WRREQ_LEVEL[24] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[25] | TCC_EA_WRREQ_GMI_CREDIT_STALL[25] | TCC_EA_WRREQ_IO_CREDIT_STALL[25] | TCC_EA_WRREQ_LEVEL[25] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[26] | TCC_EA_WRREQ_GMI_CREDIT_STALL[26] | TCC_EA_WRREQ_IO_CREDIT_STALL[26] | TCC_EA_WRREQ_LEVEL[26] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[27] | TCC_EA_WRREQ_GMI_CREDIT_STALL[27] | TCC_EA_WRREQ_IO_CREDIT_STALL[27] | TCC_EA_WRREQ_LEVEL[27] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[28] | TCC_EA_WRREQ_GMI_CREDIT_STALL[28] | TCC_EA_WRREQ_IO_CREDIT_STALL[28] | TCC_EA_WRREQ_LEVEL[28] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[29] | TCC_EA_WRREQ_GMI_CREDIT_STALL[29] | TCC_EA_WRREQ_IO_CREDIT_STALL[29] | TCC_EA_WRREQ_LEVEL[29] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[30] | TCC_EA_WRREQ_GMI_CREDIT_STALL[30] | TCC_EA_WRREQ_IO_CREDIT_STALL[30] | TCC_EA_WRREQ_LEVEL[30] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[31] | TCC_EA_WRREQ_GMI_CREDIT_STALL[31] | TCC_EA_WRREQ_IO_CREDIT_STALL[31] | TCC_EA_WRREQ_LEVEL[31] | wave_size_11 | obj_11 | TCC_HIT[0] | TCC_MISS[0] | TCC_READ[0] | TCC_REQ[0] | TCC_HIT[1] | TCC_MISS[1] | TCC_READ[1] | TCC_REQ[1] | TCC_HIT[2] | TCC_MISS[2] | TCC_READ[2] | TCC_REQ[2] | TCC_HIT[3] | TCC_MISS[3] | TCC_READ[3] | TCC_REQ[3] | TCC_HIT[4] | TCC_MISS[4] | TCC_READ[4] | TCC_REQ[4] | TCC_HIT[5] | TCC_MISS[5] | TCC_READ[5] | TCC_REQ[5] | TCC_HIT[6] | TCC_MISS[6] | TCC_READ[6] | TCC_REQ[6] | TCC_HIT[7] | TCC_MISS[7] | TCC_READ[7] | TCC_REQ[7] | TCC_HIT[8] | TCC_MISS[8] | TCC_READ[8] | TCC_REQ[8] | TCC_HIT[9] | TCC_MISS[9] | TCC_READ[9] | TCC_REQ[9] | TCC_HIT[10] | TCC_MISS[10] | TCC_READ[10] | TCC_REQ[10] | TCC_HIT[11] | TCC_MISS[11] | TCC_READ[11] | TCC_REQ[11] | TCC_HIT[12] | TCC_MISS[12] | TCC_READ[12] | TCC_REQ[12] | TCC_HIT[13] | TCC_MISS[13] | TCC_READ[13] | TCC_REQ[13] | TCC_HIT[14] | TCC_MISS[14] | TCC_READ[14] | TCC_REQ[14] | TCC_HIT[15] | TCC_MISS[15] | TCC_READ[15] | TCC_REQ[15] | TCC_HIT[16] | TCC_MISS[16] | TCC_READ[16] | TCC_REQ[16] | TCC_HIT[17] | TCC_MISS[17] | TCC_READ[17] | TCC_REQ[17] | TCC_HIT[18] | TCC_MISS[18] | TCC_READ[18] | TCC_REQ[18] | TCC_HIT[19] | TCC_MISS[19] | TCC_READ[19] | TCC_REQ[19] | TCC_HIT[20] | TCC_MISS[20] | TCC_READ[20] | TCC_REQ[20] | TCC_HIT[21] | TCC_MISS[21] | TCC_READ[21] | TCC_REQ[21] | TCC_HIT[22] | TCC_MISS[22] | TCC_READ[22] | TCC_REQ[22] | TCC_HIT[23] | TCC_MISS[23] | TCC_READ[23] | TCC_REQ[23] | TCC_HIT[24] | TCC_MISS[24] | TCC_READ[24] | TCC_REQ[24] | TCC_HIT[25] | TCC_MISS[25] | TCC_READ[25] | TCC_REQ[25] | TCC_HIT[26] | TCC_MISS[26] | TCC_READ[26] | TCC_REQ[26] | TCC_HIT[27] | TCC_MISS[27] | TCC_READ[27] | TCC_REQ[27] | TCC_HIT[28] | TCC_MISS[28] | TCC_READ[28] | TCC_REQ[28] | TCC_HIT[29] | TCC_MISS[29] | TCC_READ[29] | TCC_REQ[29] | TCC_HIT[30] | TCC_MISS[30] | TCC_READ[30] | TCC_REQ[30] | TCC_HIT[31] | TCC_MISS[31] | TCC_READ[31] | TCC_REQ[31] | wave_size_12 | obj_12 | SQ_INSTS_SMEM_NORM | SQ_INSTS_MFMA | SQ_INSTS_VALU_MFMA_I8 | SQ_INSTS_VALU_MFMA_F16 | SQ_INSTS_VALU_MFMA_BF16 | SQ_INSTS_VALU_MFMA_F32 | SQ_INSTS_VALU_MFMA_F64 | SQ_VALU_MFMA_BUSY_CYCLES | TCP_TCC_UC_ATOMIC_REQ_sum | TCP_TCC_CC_READ_REQ_sum | TCP_TCC_CC_WRITE_REQ_sum | TCP_TCC_CC_ATOMIC_REQ_sum | SPI_VWC_CSC_WR | SPI_RA_BULKY_CU_FULL_CSN | TCC_EA_RDREQ_LEVEL_sum | TCC_EA_WRREQ_LEVEL_sum | TCC_EA_ATOMIC_LEVEL_sum | wave_size_13 | obj_13 | SQ_CYCLES | SQ_BUSY_CYCLES | SQ_WAVES | SQ_INSTS_VALU_CVT | SQ_INSTS_VMEM_WR | SQ_INSTS_VMEM_RD | SQ_INSTS_VMEM | SQ_INSTS_SALU | GRBM_COUNT | GRBM_GUI_ACTIVE | TCP_GATE_EN1_sum | TCP_GATE_EN2_sum | TCP_TD_TCP_STALL_CYCLES_sum | TCP_TCR_TCP_STALL_CYCLES_sum | TA_TA_BUSY_sum | TA_BUFFER_WAVEFRONTS_sum | TD_TD_BUSY_sum | TD_TC_STALL_sum | SPI_CSN_WINDOW_VALID | SPI_CSN_BUSY | CPC_CPC_STAT_BUSY | CPC_CPC_STAT_IDLE | CPF_CPF_STAT_BUSY | CPF_CPF_STAT_STALL | TCC_CYCLE_sum | TCC_BUSY_sum | TCC_PROBE_sum | TCC_PROBE_ALL_sum | wave_size_14 | obj_14 | SQ_WAVE_CYCLES | SQ_WAIT_ANY | SQ_WAIT_INST_ANY | SQ_ACTIVE_INST_ANY | SQ_BUSY_CU_CYCLES | SQ_ACTIVE_INST_VMEM | SQ_ACTIVE_INST_LDS | SQ_ACTIVE_INST_VALU | TCP_UTCL1_TRANSLATION_MISS_sum | TCP_UTCL1_TRANSLATION_HIT_sum | TCP_UTCL1_PERMISSION_MISS_sum | TCP_UTCL1_REQUEST_sum | TA_ADDR_STALLED_BY_TC_CYCLES_sum | TA_TOTAL_WAVEFRONTS_sum | SPI_RA_WAVE_SIMD_FULL_CSN | SPI_RA_VGPR_SIMD_FULL_CSN | CPC_CPC_UTCL2IU_STALL | CPC_ME1_BUSY_FOR_PACKET_DECODE | TCC_EA_WRREQ_sum | TCC_EA_WRREQ_64B_sum | TCC_EA_WR_UNCACHED_32B_sum | TCC_EA_WRREQ_DRAM_sum | wave_size_15 | obj_15 | SQ_INSTS_FLAT_LDS_ONLY | SQ_INSTS_VALU_MFMA_MOPS_I8 | SQ_INSTS_VALU_MFMA_MOPS_F16 | SQ_INSTS_VALU_MFMA_MOPS_BF16 | SQ_INSTS_VALU_MFMA_MOPS_F32 | SQ_INSTS_VALU_MFMA_MOPS_F64 | SQC_TC_INST_REQ | SQC_TC_DATA_READ_REQ | TCP_TCC_RW_READ_REQ_sum | TCP_TCC_RW_WRITE_REQ_sum | TCP_TCC_RW_ATOMIC_REQ_sum | TCP_PENDING_STALL_CYCLES_sum | wave_size_16 | obj_16 | TCC_EA_RDREQ[0] | TCC_EA_RDREQ_32B[0] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[0] | TCC_EA_RDREQ_GMI_CREDIT_STALL[0] | TCC_EA_RDREQ[1] | TCC_EA_RDREQ_32B[1] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[1] | TCC_EA_RDREQ_GMI_CREDIT_STALL[1] | TCC_EA_RDREQ[2] | TCC_EA_RDREQ_32B[2] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[2] | TCC_EA_RDREQ_GMI_CREDIT_STALL[2] | TCC_EA_RDREQ[3] | TCC_EA_RDREQ_32B[3] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[3] | TCC_EA_RDREQ_GMI_CREDIT_STALL[3] | TCC_EA_RDREQ[4] | TCC_EA_RDREQ_32B[4] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[4] | TCC_EA_RDREQ_GMI_CREDIT_STALL[4] | TCC_EA_RDREQ[5] | TCC_EA_RDREQ_32B[5] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[5] | TCC_EA_RDREQ_GMI_CREDIT_STALL[5] | TCC_EA_RDREQ[6] | TCC_EA_RDREQ_32B[6] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[6] | TCC_EA_RDREQ_GMI_CREDIT_STALL[6] | TCC_EA_RDREQ[7] | TCC_EA_RDREQ_32B[7] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[7] | TCC_EA_RDREQ_GMI_CREDIT_STALL[7] | TCC_EA_RDREQ[8] | TCC_EA_RDREQ_32B[8] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[8] | TCC_EA_RDREQ_GMI_CREDIT_STALL[8] | TCC_EA_RDREQ[9] | TCC_EA_RDREQ_32B[9] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[9] | TCC_EA_RDREQ_GMI_CREDIT_STALL[9] | TCC_EA_RDREQ[10] | TCC_EA_RDREQ_32B[10] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[10] | TCC_EA_RDREQ_GMI_CREDIT_STALL[10] | TCC_EA_RDREQ[11] | TCC_EA_RDREQ_32B[11] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[11] | TCC_EA_RDREQ_GMI_CREDIT_STALL[11] | TCC_EA_RDREQ[12] | TCC_EA_RDREQ_32B[12] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[12] | TCC_EA_RDREQ_GMI_CREDIT_STALL[12] | TCC_EA_RDREQ[13] | TCC_EA_RDREQ_32B[13] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[13] | TCC_EA_RDREQ_GMI_CREDIT_STALL[13] | TCC_EA_RDREQ[14] | TCC_EA_RDREQ_32B[14] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[14] | TCC_EA_RDREQ_GMI_CREDIT_STALL[14] | TCC_EA_RDREQ[15] | TCC_EA_RDREQ_32B[15] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[15] | TCC_EA_RDREQ_GMI_CREDIT_STALL[15] | TCC_EA_RDREQ[16] | TCC_EA_RDREQ_32B[16] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[16] | TCC_EA_RDREQ_GMI_CREDIT_STALL[16] | TCC_EA_RDREQ[17] | TCC_EA_RDREQ_32B[17] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[17] | TCC_EA_RDREQ_GMI_CREDIT_STALL[17] | TCC_EA_RDREQ[18] | TCC_EA_RDREQ_32B[18] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[18] | TCC_EA_RDREQ_GMI_CREDIT_STALL[18] | TCC_EA_RDREQ[19] | TCC_EA_RDREQ_32B[19] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[19] | TCC_EA_RDREQ_GMI_CREDIT_STALL[19] | TCC_EA_RDREQ[20] | TCC_EA_RDREQ_32B[20] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[20] | TCC_EA_RDREQ_GMI_CREDIT_STALL[20] | TCC_EA_RDREQ[21] | TCC_EA_RDREQ_32B[21] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[21] | TCC_EA_RDREQ_GMI_CREDIT_STALL[21] | TCC_EA_RDREQ[22] | TCC_EA_RDREQ_32B[22] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[22] | TCC_EA_RDREQ_GMI_CREDIT_STALL[22] | TCC_EA_RDREQ[23] | TCC_EA_RDREQ_32B[23] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[23] | TCC_EA_RDREQ_GMI_CREDIT_STALL[23] | TCC_EA_RDREQ[24] | TCC_EA_RDREQ_32B[24] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[24] | TCC_EA_RDREQ_GMI_CREDIT_STALL[24] | TCC_EA_RDREQ[25] | TCC_EA_RDREQ_32B[25] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[25] | TCC_EA_RDREQ_GMI_CREDIT_STALL[25] | TCC_EA_RDREQ[26] | TCC_EA_RDREQ_32B[26] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[26] | TCC_EA_RDREQ_GMI_CREDIT_STALL[26] | TCC_EA_RDREQ[27] | TCC_EA_RDREQ_32B[27] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[27] | TCC_EA_RDREQ_GMI_CREDIT_STALL[27] | TCC_EA_RDREQ[28] | TCC_EA_RDREQ_32B[28] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[28] | TCC_EA_RDREQ_GMI_CREDIT_STALL[28] | TCC_EA_RDREQ[29] | TCC_EA_RDREQ_32B[29] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[29] | TCC_EA_RDREQ_GMI_CREDIT_STALL[29] | TCC_EA_RDREQ[30] | TCC_EA_RDREQ_32B[30] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[30] | TCC_EA_RDREQ_GMI_CREDIT_STALL[30] | TCC_EA_RDREQ[31] | TCC_EA_RDREQ_32B[31] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[31] | TCC_EA_RDREQ_GMI_CREDIT_STALL[31] | wave_size_17 | obj_17 | SQ_INSTS_VSKIPPED | SQ_INSTS | SQ_INSTS_VALU | SQ_INSTS_VALU_ADD_F16 | SQ_INSTS_VALU_MUL_F16 | SQ_INSTS_VALU_FMA_F16 | SQ_INSTS_VALU_TRANS_F16 | SQ_INSTS_VALU_ADD_F32 | GRBM_SPI_BUSY | TCP_READ_TAGCONFLICT_STALL_CYCLES_sum | TCP_WRITE_TAGCONFLICT_STALL_CYCLES_sum | TCP_ATOMIC_TAGCONFLICT_STALL_CYCLES_sum | TCP_TA_TCP_STATE_READ_sum | TA_BUFFER_READ_WAVEFRONTS_sum | TA_BUFFER_WRITE_WAVEFRONTS_sum | TD_SPI_STALL_sum | TD_LOAD_WAVEFRONT_sum | SPI_CSN_NUM_THREADGROUPS | SPI_CSN_WAVE | CPC_CPC_TCIU_BUSY | CPC_CPC_TCIU_IDLE | CPF_CPF_TCIU_BUSY | CPF_CPF_TCIU_STALL | TCC_NC_REQ_sum | TCC_UC_REQ_sum | TCC_CC_REQ_sum | TCC_RW_REQ_sum | wave_size_18 | obj_18 | SQ_INSTS_VALU_INT64 | SQ_INSTS_SMEM | SQ_INSTS_FLAT | SQ_INSTS_LDS | SQ_INSTS_GDS | SQ_INSTS_EXP_GDS | SQ_INSTS_BRANCH | SQ_INSTS_SENDMSG | TCP_TOTAL_ATOMIC_WITH_RET_sum | TCP_TOTAL_ATOMIC_WITHOUT_RET_sum | TCP_TOTAL_WRITEBACK_INVALIDATES_sum | TCP_TOTAL_CACHE_ACCESSES_sum | TA_BUFFER_COALESCED_READ_CYCLES_sum | TA_BUFFER_COALESCED_WRITE_CYCLES_sum | TD_COALESCABLE_WAVEFRONT_sum | SPI_RA_RES_STALL_CSN | SPI_RA_TMP_STALL_CSN | CPC_CPC_UTCL2IU_BUSY | CPC_CPC_UTCL2IU_IDLE | CPF_CMP_UTCL1_STALL_ON_TRANSLATION | TCC_READ_sum | TCC_WRITE_sum | TCC_ATOMIC_sum | TCC_WRITEBACK_sum | Start_Timestamp | End_Timestamp |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 2 | 0 | vecCopy(double*, double*, double*, int, int) | 2 | 1048576 | 256 | 0 | 0 | 8 | 0 | 16 | 64 | 0x7fc7904dcec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 114688 | 2097152.0 | 2097152.0 | 1048576.0 | 1048576.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 13004 | 18932 | 7874 | 549 | 0 | 26619 | 204514.0 | 0.0 | 73434.0 | 131080.0 | 64 | 0x7faff393cec0 | 0 | 0 | 0 | 224 | 0 | 65536 | 64188 | 56 | 64 | 0x7f223ef64ec0 | 1313 | 119251 | 0 | 0 | 65536 | 63800 | 56 | 1680 | 64 | 0x7f19107b0ec0 | 0 | 0 | 1048576 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 0.0 | 0 | 32768 | 65551.0 | 0.0 | 0.0 | 0.0 | 64 | 0x7feea913cec0 | 10485760 | 65536 | 0 | 0 | 0 | 16384 | 0 | 0 | 131072.0 | 0.0 | 0.0 | 0.0 | 32768.0 | 16384.0 | 0 | 0 | 131081.0 | 33283.0 | 46226.0 | 19310.0 | 64 | 0x7f9ffc0b4ec0 | 6376 | 0 | 4096 | 6386 | 0 | 4096 | 6344 | 0 | 4096 | 6398 | 0 | 4096 | 6382 | 0 | 4096 | 6417 | 0 | 4096 | 6351 | 0 | 4096 | 6378 | 0 | 4096 | 6385 | 0 | 4096 | 6376 | 0 | 4096 | 6387 | 0 | 4096 | 6343 | 0 | 4096 | 6400 | 0 | 4096 | 6386 | 0 | 4096 | 6419 | 0 | 4096 | 6352 | 0 | 4096 | 6372 | 0 | 4096 | 6422 | 0 | 4096 | 6367 | 0 | 4096 | 6373 | 0 | 4096 | 6391 | 0 | 4096 | 6384 | 0 | 4096 | 6375 | 0 | 4096 | 6566 | 0 | 4096 | 6400 | 0 | 4096 | 6373 | 0 | 4096 | 6419 | 0 | 4096 | 6366 | 0 | 4096 | 6377 | 0 | 4096 | 6395 | 0 | 4096 | 6384 | 0 | 4096 | 6377 | 0 | 4096 | 64 | 0x7f67db69cec0 | 32768 | 32768 | 0 | 64 | 0x7f049309cec0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 0 | 27738 | 0 | 0 | 64 | 0x7fc6c1854ec0 | 114688 | 0 | 32768 | 32768 | 16384 | 16384 | 65536 | 49152 | 27257494.0 | 85490762.0 | 39095499.0 | 131072.0 | 0.0 | 268787.0 | 0 | 0 | 14989 | 1702.0 | 131084.0 | 0.0 | 16.0 | 64 | 0x7fe9e6918ec0 | 0 | 1033742 | 4096 | 4096 | 0 | 1019599 | 4096 | 4096 | 0 | 1054388 | 4096 | 4096 | 0 | 1453904 | 4096 | 4096 | 0 | 1240436 | 4096 | 4096 | 0 | 1635037 | 4096 | 4096 | 0 | 1121779 | 4096 | 4096 | 0 | 1702478 | 4096 | 4096 | 0 | 1093607 | 4096 | 4096 | 0 | 1143623 | 4096 | 4096 | 0 | 1345115 | 4096 | 4096 | 0 | 1189783 | 4096 | 4096 | 0 | 1193569 | 4096 | 4096 | 0 | 1269702 | 4096 | 4096 | 0 | 1284594 | 4096 | 4096 | 0 | 1094663 | 4096 | 4096 | 0 | 1122970 | 4096 | 4096 | 0 | 1234759 | 4096 | 4096 | 0 | 1061768 | 4096 | 4096 | 0 | 1284004 | 4096 | 4096 | 0 | 1082447 | 4096 | 4096 | 0 | 1051924 | 4096 | 4096 | 0 | 1100095 | 4096 | 4096 | 0 | 1183188 | 4096 | 4096 | 0 | 1206288 | 4096 | 4096 | 0 | 978759 | 4096 | 4096 | 0 | 990566 | 4096 | 4096 | 0 | 1215900 | 4096 | 4096 | 0 | 1238654 | 4096 | 4096 | 0 | 1146068 | 4096 | 4096 | 0 | 956874 | 4096 | 4096 | 0 | 1492576 | 4096 | 4096 | 64 | 0x7f199c754ec0 | 0 | 0 | 0 | 985896 | 0 | 0 | 0 | 994973 | 0 | 0 | 0 | 1041563 | 0 | 0 | 0 | 1103413 | 0 | 0 | 0 | 1058256 | 13 | 0 | 0 | 1173206 | 0 | 0 | 0 | 1226489 | 0 | 0 | 0 | 1172264 | 0 | 0 | 0 | 1064170 | 0 | 0 | 0 | 1002555 | 0 | 0 | 0 | 951994 | 0 | 0 | 0 | 1100200 | 0 | 0 | 0 | 1106245 | 0 | 0 | 0 | 1108103 | 0 | 0 | 0 | 1063005 | 0 | 0 | 0 | 1159874 | 0 | 0 | 0 | 1069785 | 0 | 0 | 0 | 1013227 | 0 | 0 | 0 | 1025809 | 0 | 0 | 0 | 1074738 | 0 | 0 | 0 | 1036234 | 0 | 0 | 0 | 1169822 | 0 | 0 | 0 | 1036439 | 0 | 0 | 0 | 1059264 | 0 | 0 | 0 | 1052678 | 0 | 0 | 0 | 1067493 | 0 | 0 | 0 | 970020 | 0 | 0 | 0 | 1047972 | 0 | 0 | 0 | 1048722 | 0 | 0 | 0 | 1041952 | 46 | 0 | 0 | 1217914 | 0 | 0 | 0 | 1149545 | 64 | 0x7f1d333e8ec0 | 2278 | 4096 | 2278 | 6374 | 2307 | 4096 | 2307 | 6403 | 2220 | 4096 | 2220 | 6316 | 2288 | 4096 | 2288 | 6384 | 2318 | 4096 | 2318 | 6414 | 2265 | 4096 | 2265 | 6361 | 2276 | 4096 | 2276 | 6372 | 2309 | 4096 | 2309 | 6405 | 2312 | 4096 | 2312 | 6408 | 2282 | 4096 | 2282 | 6378 | 2304 | 4096 | 2304 | 6400 | 2217 | 4096 | 2217 | 6313 | 2288 | 4096 | 2288 | 6384 | 2318 | 4096 | 2318 | 6414 | 2268 | 4096 | 2268 | 6364 | 2281 | 4098 | 2283 | 6379 | 2253 | 4096 | 2253 | 6349 | 2278 | 4096 | 2278 | 6374 | 2292 | 4097 | 2293 | 6389 | 2287 | 4096 | 2287 | 6383 | 2370 | 4097 | 2371 | 6467 | 2275 | 4096 | 2275 | 6371 | 2262 | 4096 | 2262 | 6358 | 2447 | 4098 | 2449 | 6545 | 2280 | 4096 | 2280 | 6376 | 2253 | 4096 | 2253 | 6349 | 2278 | 4096 | 2278 | 6374 | 2296 | 4096 | 2296 | 6392 | 2285 | 4096 | 2285 | 6381 | 2315 | 4096 | 2315 | 6411 | 2270 | 4096 | 2270 | 6366 | 2261 | 4096 | 2261 | 6357 | 64 | 0x7f9d86b3cec0 | 131072 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384 | 0 | 41959520.0 | 35169861.0 | 0.0 | 64 | 0x7f593fb84ec0 | 230704 | 128479 | 16384 | 0 | 16384 | 16384 | 32768 | 49152 | 28837 | 28837 | 1947964.0 | 1347970.0 | 3594.0 | 169822.0 | 1056685.0 | 0.0 | 1340330.0 | 1041593.0 | 228993 | 136622 | 28837 | 0 | 28837 | 0 | 922784.0 | 488635.0 | 0.0 | 0.0 | 64 | 0x7fd2e13d4ec0 | 10634719 | 9719648 | 571007 | 344064 | 1629318 | 0 | 0 | 163840 | 832.0 | 515136.0 | 0.0 | 524288.0 | 271923.0 | 32768.0 | 438720 | 0 | 0 | 10880 | 131072.0 | 131072.0 | 0.0 | 131072.0 | 64 | 0x7f08042a8ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 168 | 56 | 131072.0 | 131072.0 | 0.0 | 965696.0 | 64 | 0x7f44d6ac8ec0 | 4100 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 15 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 44 | 0 | 4096 | 0 | 40 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4097 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 25 | 0 | 4097 | 0 | 369 | 0 | 4096 | 0 | 0 | 0 | 4099 | 0 | 41 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 64 | 0x7f9b671d0ec0 | 0 | 393216 | 163840 | 0 | 0 | 0 | 0 | 0 | 18304 | 0.0 | 0.0 | 0.0 | 32768.0 | 0.0 | 0.0 | 384.0 | 32768.0 | 4096 | 16384 | 352 | 28478 | 1930 | 0 | 56.0 | 10.0 | 0.0 | 204259.0 | 64 | 0x7f21ee0dcec0 | 0 | 65536 | 32768 | 0 | 0 | 0 | 16384 | 16384 | 0.0 | 0.0 | 0.0 | 524288.0 | 0.0 | 0.0 | 0.0 | 10357 | 0 | 814 | 27948 | 0 | 73468.0 | 131072.0 | 0.0 | 65568.0 | 198274458325591 | 198274458345911 |
| 3 | 1 | vecCopy(double*, double*, double*, int, int) | 2 | 1048576 | 256 | 0 | 0 | 8 | 0 | 16 | 64 | 0x7fc7904dcec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 114688 | 2097152.0 | 2097152.0 | 1048576.0 | 1048576.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 30552 | 27524 | 9616 | 2391 | 0 | 38508 | 200318.0 | 0.0 | 69236.0 | 131082.0 | 64 | 0x7faff393cec0 | 0 | 0 | 0 | 56 | 0 | 65536 | 65536 | 0 | 64 | 0x7f223ef64ec0 | 0 | 187903 | 0 | 0 | 65536 | 63800 | 56 | 1680 | 64 | 0x7f19107b0ec0 | 0 | 0 | 1048576 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 0.0 | 0 | 32768 | 65552.0 | 0.0 | 0.0 | 0.0 | 64 | 0x7feea913cec0 | 10485760 | 65536 | 0 | 0 | 0 | 16384 | 0 | 0 | 131072.0 | 0.0 | 0.0 | 0.0 | 32768.0 | 16384.0 | 0 | 0 | 131083.0 | 96946.0 | 45623.0 | 0.0 | 64 | 0x7f9ffc0b4ec0 | 6245 | 0 | 4096 | 6263 | 0 | 4096 | 6252 | 0 | 4096 | 6229 | 0 | 4096 | 6259 | 0 | 4096 | 6266 | 0 | 4096 | 6258 | 0 | 4096 | 6301 | 0 | 4096 | 6296 | 0 | 4096 | 6242 | 0 | 4096 | 6268 | 0 | 4096 | 6256 | 0 | 4096 | 6230 | 0 | 4096 | 6262 | 0 | 4096 | 6268 | 0 | 4096 | 6259 | 0 | 4096 | 6287 | 0 | 4096 | 6300 | 0 | 4096 | 6299 | 0 | 4096 | 6284 | 0 | 4096 | 6276 | 0 | 4096 | 6254 | 0 | 4096 | 6268 | 0 | 4096 | 6247 | 0 | 4096 | 6244 | 0 | 4096 | 6289 | 0 | 4096 | 6304 | 0 | 4096 | 6304 | 0 | 4096 | 6290 | 0 | 4096 | 6278 | 0 | 4096 | 6251 | 0 | 4096 | 6274 | 0 | 4096 | 64 | 0x7f67db69cec0 | 32768 | 32768 | 0 | 64 | 0x7f049309cec0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 0 | 41751 | 0 | 0 | 64 | 0x7fc6c1854ec0 | 114688 | 0 | 32768 | 32768 | 16384 | 16384 | 65536 | 49152 | 58698711.0 | 195304384.0 | 50451452.0 | 131072.0 | 0.0 | 466162.0 | 0 | 0 | 23491 | 8909.0 | 131075.0 | 0.0 | 4.0 | 64 | 0x7fe9e6918ec0 | 0 | 2881157 | 2828 | 2828 | 0 | 3745023 | 2856 | 2856 | 0 | 2739060 | 2872 | 2872 | 0 | 5238866 | 2880 | 2880 | 0 | 3755192 | 2880 | 2880 | 0 | 4952010 | 2856 | 2856 | 0 | 3114359 | 2856 | 2856 | 0 | 4224218 | 2796 | 2796 | 0 | 3223435 | 2796 | 2796 | 0 | 3529313 | 2828 | 2828 | 0 | 4109685 | 2856 | 2856 | 0 | 3392227 | 2882 | 2882 | 0 | 3544484 | 2880 | 2880 | 0 | 3728617 | 2884 | 2884 | 0 | 4695870 | 2856 | 2856 | 0 | 3189513 | 2856 | 2856 | 0 | 3192664 | 2808 | 2808 | 0 | 5010406 | 2826 | 2826 | 0 | 2791750 | 2864 | 2864 | 0 | 3472889 | 2880 | 2880 | 0 | 2935072 | 2848 | 2848 | 0 | 3539950 | 2900 | 2900 | 0 | 3298391 | 2828 | 2828 | 0 | 3487321 | 2832 | 2832 | 0 | 4840777 | 2832 | 2832 | 0 | 2895087 | 2808 | 2808 | 0 | 2906623 | 2836 | 2836 | 0 | 4249521 | 2864 | 2864 | 0 | 3905343 | 2878 | 2878 | 0 | 3175579 | 2846 | 2846 | 0 | 3128286 | 2900 | 2900 | 0 | 3998597 | 2828 | 2828 | 64 | 0x7f199c754ec0 | 0 | 0 | 0 | 1643563 | 127 | 0 | 0 | 2125780 | 55 | 0 | 0 | 2172061 | 447 | 0 | 0 | 2132887 | 0 | 0 | 0 | 1493116 | 414 | 0 | 0 | 2044416 | 13 | 0 | 0 | 1599927 | 0 | 0 | 0 | 1885384 | 0 | 0 | 0 | 1792428 | 0 | 0 | 0 | 1818619 | 0 | 0 | 0 | 1674757 | 0 | 0 | 0 | 1642989 | 0 | 0 | 0 | 1679671 | 0 | 0 | 0 | 1524889 | 267 | 0 | 0 | 2107507 | 0 | 0 | 0 | 1690633 | 0 | 0 | 0 | 1821482 | 0 | 0 | 0 | 1913169 | 0 | 0 | 0 | 1752794 | 0 | 0 | 0 | 2089516 | 65 | 0 | 0 | 1787600 | 278 | 0 | 0 | 2075529 | 0 | 0 | 0 | 1735512 | 207 | 0 | 0 | 1962830 | 111 | 0 | 0 | 2000643 | 0 | 0 | 0 | 1633525 | 450 | 0 | 0 | 2168429 | 0 | 0 | 0 | 1828094 | 70 | 0 | 0 | 2079901 | 0 | 0 | 0 | 1571734 | 247 | 0 | 0 | 2138705 | 0 | 0 | 0 | 1649740 | 64 | 0x7f1d333e8ec0 | 2151 | 4096 | 2151 | 6247 | 2194 | 4096 | 2194 | 6290 | 2157 | 4096 | 2157 | 6253 | 2162 | 4096 | 2162 | 6258 | 2150 | 4096 | 2150 | 6246 | 2164 | 4096 | 2164 | 6260 | 2180 | 4096 | 2180 | 6276 | 2180 | 4096 | 2180 | 6276 | 2184 | 4096 | 2184 | 6280 | 2154 | 4096 | 2154 | 6250 | 2197 | 4096 | 2197 | 6293 | 2159 | 4097 | 2160 | 6256 | 2169 | 4097 | 2170 | 6266 | 2151 | 4096 | 2151 | 6247 | 2168 | 4096 | 2168 | 6264 | 2186 | 4098 | 2188 | 6284 | 2172 | 4096 | 2172 | 6268 | 2167 | 4096 | 2167 | 6263 | 2179 | 4097 | 2180 | 6276 | 2191 | 4096 | 2191 | 6287 | 2261 | 4097 | 2262 | 6358 | 2177 | 4096 | 2177 | 6273 | 2181 | 4096 | 2181 | 6277 | 2190 | 4096 | 2190 | 6286 | 2191 | 4096 | 2191 | 6287 | 2169 | 4096 | 2169 | 6265 | 2172 | 4096 | 2172 | 6268 | 2181 | 4096 | 2181 | 6277 | 2190 | 4096 | 2190 | 6286 | 2209 | 4096 | 2209 | 6305 | 2184 | 4098 | 2186 | 6282 | 2183 | 4096 | 2183 | 6279 | 64 | 0x7f9d86b3cec0 | 131072 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384 | 0 | 117590644.0 | 61488183.0 | 0.0 | 64 | 0x7f593fb84ec0 | 348752 | 236962 | 16384 | 0 | 16384 | 16384 | 32768 | 49152 | 43593 | 43593 | 3356834.0 | 2551636.0 | 4303.0 | 412372.0 | 1766757.0 | 0.0 | 2540480.0 | 2233898.0 | 348744 | 246019 | 43593 | 0 | 43593 | 0 | 1394976.0 | 800157.0 | 0.0 | 0.0 | 64 | 0x7fd2e13d4ec0 | 18659369 | 17583236 | 732069 | 344064 | 2688784 | 0 | 0 | 163840 | 832.0 | 515136.0 | 0.0 | 524288.0 | 583967.0 | 32768.0 | 873113 | 0 | 0 | 13746 | 91358.0 | 91358.0 | 0.0 | 91358.0 | 64 | 0x7f08042a8ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 56 | 131072.0 | 131072.0 | 0.0 | 2086319.0 | 64 | 0x7f44d6ac8ec0 | 4099 | 0 | 32 | 0 | 4096 | 0 | 351 | 0 | 4096 | 0 | 377 | 0 | 4096 | 0 | 479 | 0 | 4096 | 0 | 580 | 0 | 4096 | 0 | 923 | 0 | 4096 | 0 | 593 | 0 | 4096 | 0 | 1158 | 0 | 4096 | 0 | 381 | 0 | 4096 | 0 | 769 | 0 | 4097 | 0 | 570 | 0 | 4096 | 0 | 112 | 0 | 4096 | 0 | 29 | 0 | 4096 | 0 | 218 | 0 | 4096 | 0 | 145 | 0 | 4096 | 0 | 799 | 0 | 4096 | 0 | 455 | 0 | 4096 | 0 | 1376 | 0 | 4098 | 0 | 404 | 0 | 4099 | 0 | 447 | 0 | 4096 | 0 | 656 | 0 | 4097 | 0 | 364 | 0 | 4096 | 0 | 716 | 0 | 4096 | 0 | 1693 | 0 | 4096 | 0 | 1162 | 0 | 4096 | 0 | 236 | 0 | 4096 | 0 | 266 | 0 | 4096 | 0 | 391 | 0 | 4096 | 0 | 458 | 0 | 4096 | 0 | 239 | 0 | 4096 | 0 | 262 | 0 | 4096 | 0 | 1285 | 0 | 64 | 0x7f9b671d0ec0 | 0 | 393216 | 163840 | 0 | 0 | 0 | 0 | 0 | 28042 | 0.0 | 0.0 | 0.0 | 32768.0 | 0.0 | 0.0 | 265.0 | 32768.0 | 4096 | 16384 | 302 | 37155 | 2067 | 0 | 56.0 | 0.0 | 0.0 | 200137.0 | 64 | 0x7f21ee0dcec0 | 0 | 65536 | 32768 | 0 | 0 | 0 | 16384 | 16384 | 0.0 | 0.0 | 0.0 | 524288.0 | 0.0 | 0.0 | 0.0 | 21254 | 0 | 2679 | 38933 | 0 | 68994.0 | 131072.0 | 0.0 | 45739.0 | 198274458365591 | 198274458381111 |
| 4 | 2 | vecCopy(double*, double*, double*, int, int) | 2 | 1048576 | 256 | 0 | 0 | 8 | 0 | 16 | 64 | 0x7fc7904dcec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 114688 | 2097152.0 | 2097152.0 | 1048576.0 | 1048576.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 29573 | 26124 | 9671 | 3081 | 0 | 39425 | 200697.0 | 0.0 | 69616.0 | 131081.0 | 64 | 0x7faff393cec0 | 0 | 0 | 0 | 56 | 0 | 65536 | 65536 | 0 | 64 | 0x7f223ef64ec0 | 0 | 187181 | 0 | 0 | 65536 | 63800 | 56 | 1680 | 64 | 0x7f19107b0ec0 | 0 | 0 | 1048576 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 0.0 | 0 | 32768 | 65552.0 | 0.0 | 0.0 | 0.0 | 64 | 0x7feea913cec0 | 10485760 | 65536 | 0 | 0 | 0 | 16384 | 0 | 0 | 131072.0 | 0.0 | 0.0 | 0.0 | 32768.0 | 16384.0 | 0 | 0 | 131084.0 | 79654.0 | 45543.0 | 0.0 | 64 | 0x7f9ffc0b4ec0 | 6298 | 0 | 4096 | 6309 | 0 | 4096 | 6286 | 0 | 4096 | 6264 | 0 | 4096 | 6284 | 0 | 4096 | 6294 | 0 | 4096 | 6241 | 0 | 4096 | 6284 | 0 | 4096 | 6283 | 0 | 4096 | 6299 | 0 | 4096 | 6316 | 0 | 4096 | 6291 | 0 | 4096 | 6264 | 0 | 4096 | 6289 | 0 | 4096 | 6292 | 0 | 4096 | 6240 | 0 | 4096 | 6250 | 0 | 4096 | 6292 | 0 | 4096 | 6290 | 0 | 4096 | 6301 | 0 | 4096 | 6277 | 0 | 4096 | 6271 | 0 | 4096 | 6284 | 0 | 4096 | 6302 | 0 | 4096 | 6301 | 0 | 4096 | 6253 | 0 | 4096 | 6295 | 0 | 4096 | 6290 | 0 | 4096 | 6305 | 0 | 4096 | 6275 | 0 | 4096 | 6272 | 0 | 4096 | 6285 | 0 | 4096 | 64 | 0x7f67db69cec0 | 32768 | 32768 | 0 | 64 | 0x7f049309cec0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 0 | 41574 | 0 | 0 | 64 | 0x7fc6c1854ec0 | 114688 | 0 | 32768 | 32768 | 16384 | 16384 | 65536 | 49152 | 58212958.0 | 197519865.0 | 49132344.0 | 131072.0 | 0.0 | 533879.0 | 0 | 0 | 24937 | 5851.0 | 131085.0 | 0.0 | 24.0 | 64 | 0x7fe9e6918ec0 | 0 | 4356472 | 2828 | 2828 | 0 | 3288185 | 2884 | 2884 | 0 | 3816220 | 2870 | 2870 | 0 | 3605685 | 2878 | 2878 | 0 | 4402901 | 2840 | 2840 | 0 | 4215553 | 2804 | 2804 | 0 | 3078132 | 2868 | 2868 | 0 | 5340439 | 2828 | 2828 | 0 | 4019367 | 2828 | 2828 | 0 | 3343309 | 2832 | 2832 | 0 | 3769122 | 2880 | 2880 | 0 | 3647927 | 2876 | 2876 | 0 | 3273461 | 2876 | 2876 | 0 | 2952778 | 2840 | 2840 | 0 | 3434794 | 2800 | 2800 | 0 | 3142437 | 2868 | 2868 | 0 | 3618008 | 2832 | 2832 | 0 | 4261142 | 2882 | 2882 | 0 | 2772119 | 2860 | 2860 | 0 | 3881202 | 2862 | 2862 | 0 | 2959369 | 2864 | 2864 | 0 | 3880458 | 2900 | 2900 | 0 | 3372624 | 2800 | 2800 | 0 | 4267076 | 2800 | 2800 | 0 | 3074208 | 2808 | 2808 | 0 | 4323476 | 2832 | 2832 | 0 | 4159107 | 2882 | 2882 | 0 | 3376068 | 2860 | 2860 | 0 | 3354840 | 2860 | 2860 | 0 | 3243808 | 2864 | 2864 | 0 | 2743939 | 2900 | 2900 | 0 | 3744213 | 2800 | 2800 | 64 | 0x7f199c754ec0 | 330 | 0 | 0 | 2015523 | 329 | 0 | 0 | 1934009 | 0 | 0 | 0 | 1698775 | 0 | 0 | 0 | 1830600 | 0 | 0 | 0 | 1570437 | 0 | 0 | 0 | 1723781 | 0 | 0 | 0 | 1628088 | 0 | 0 | 0 | 1803509 | 196 | 0 | 0 | 1835850 | 0 | 0 | 0 | 1838590 | 72 | 0 | 0 | 1820132 | 0 | 0 | 0 | 1512457 | 0 | 0 | 0 | 1700082 | 0 | 0 | 0 | 1718959 | 773 | 0 | 0 | 2246371 | 0 | 0 | 0 | 1921622 | 0 | 0 | 0 | 1441712 | 0 | 0 | 0 | 1743923 | 0 | 0 | 0 | 1557593 | 367 | 0 | 0 | 2014000 | 0 | 0 | 0 | 1655504 | 0 | 0 | 0 | 1973003 | 0 | 0 | 0 | 1898184 | 2418 | 0 | 0 | 2858471 | 0 | 0 | 0 | 1826583 | 0 | 0 | 0 | 1646209 | 0 | 0 | 0 | 1554784 | 0 | 0 | 0 | 1762517 | 10 | 0 | 0 | 1971514 | 0 | 0 | 0 | 1522047 | 803 | 0 | 0 | 2397542 | 0 | 0 | 0 | 1839256 | 64 | 0x7f1d333e8ec0 | 2205 | 4096 | 2205 | 6301 | 2197 | 4096 | 2197 | 6293 | 2139 | 4096 | 2139 | 6235 | 2167 | 4096 | 2167 | 6263 | 2156 | 4096 | 2156 | 6252 | 2183 | 4096 | 2183 | 6279 | 2180 | 4096 | 2180 | 6276 | 2185 | 4096 | 2185 | 6281 | 2190 | 4096 | 2190 | 6286 | 2209 | 4096 | 2209 | 6305 | 2199 | 4096 | 2199 | 6295 | 2139 | 4097 | 2140 | 6236 | 2168 | 4097 | 2169 | 6265 | 2159 | 4096 | 2159 | 6255 | 2187 | 4096 | 2187 | 6283 | 2182 | 4098 | 2184 | 6280 | 2186 | 4096 | 2186 | 6282 | 2170 | 4096 | 2170 | 6266 | 2179 | 4097 | 2180 | 6276 | 2181 | 4096 | 2181 | 6277 | 2231 | 4097 | 2232 | 6328 | 2167 | 4096 | 2167 | 6263 | 2176 | 4096 | 2176 | 6272 | 2170 | 4096 | 2170 | 6266 | 2174 | 4096 | 2174 | 6270 | 2189 | 4096 | 2189 | 6285 | 2174 | 4096 | 2174 | 6270 | 2182 | 4096 | 2182 | 6278 | 2182 | 4096 | 2182 | 6278 | 2185 | 4096 | 2185 | 6281 | 2171 | 4098 | 2173 | 6269 | 2174 | 4096 | 2174 | 6270 | 64 | 0x7f9d86b3cec0 | 131072 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384 | 0 | 124672508.0 | 68439286.0 | 0.0 | 64 | 0x7f593fb84ec0 | 327280 | 217804 | 16384 | 0 | 16384 | 16384 | 32768 | 49152 | 40909 | 40909 | 3108602.0 | 2423817.0 | 4712.0 | 332028.0 | 1803004.0 | 0.0 | 2412312.0 | 2101451.0 | 327272 | 227089 | 40909 | 0 | 40909 | 0 | 1309088.0 | 774275.0 | 0.0 | 0.0 | 64 | 0x7fd2e13d4ec0 | 18667839 | 17597573 | 726202 | 344064 | 2674403 | 0 | 0 | 163840 | 830.0 | 515158.0 | 0.0 | 524288.0 | 686997.0 | 32768.0 | 893984 | 0 | 0 | 14181 | 90870.0 | 90870.0 | 0.0 | 90870.0 | 64 | 0x7f08042a8ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 56 | 131072.0 | 131072.0 | 0.0 | 2048412.0 | 64 | 0x7f44d6ac8ec0 | 4100 | 0 | 474 | 0 | 4096 | 0 | 469 | 0 | 4096 | 0 | 806 | 0 | 4096 | 0 | 2529 | 0 | 4096 | 0 | 525 | 0 | 4096 | 0 | 1198 | 0 | 4096 | 0 | 1121 | 0 | 4096 | 0 | 973 | 0 | 4096 | 0 | 1198 | 0 | 4096 | 0 | 683 | 0 | 4097 | 0 | 410 | 0 | 4096 | 0 | 153 | 0 | 4096 | 0 | 335 | 0 | 4096 | 0 | 1511 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 1533 | 0 | 4096 | 0 | 1828 | 0 | 4096 | 0 | 1185 | 0 | 4098 | 0 | 1938 | 0 | 4099 | 0 | 387 | 0 | 4096 | 0 | 1060 | 0 | 4097 | 0 | 708 | 0 | 4096 | 0 | 1694 | 0 | 4096 | 0 | 1100 | 0 | 4096 | 0 | 618 | 0 | 4096 | 0 | 778 | 0 | 4096 | 0 | 741 | 0 | 4096 | 0 | 2023 | 0 | 4096 | 0 | 1887 | 0 | 4096 | 0 | 293 | 0 | 4096 | 0 | 832 | 0 | 4096 | 0 | 822 | 0 | 64 | 0x7f9b671d0ec0 | 0 | 393216 | 163840 | 0 | 0 | 0 | 0 | 0 | 30732 | 0.0 | 0.0 | 0.0 | 32768.0 | 0.0 | 0.0 | 224.0 | 32768.0 | 4096 | 16384 | 302 | 42229 | 1958 | 0 | 56.0 | 11.0 | 0.0 | 201241.0 | 64 | 0x7f21ee0dcec0 | 0 | 65536 | 32768 | 0 | 0 | 0 | 16384 | 16384 | 0.0 | 0.0 | 0.0 | 524288.0 | 0.0 | 0.0 | 0.0 | 21087 | 0 | 2674 | 38799 | 0 | 69906.0 | 131072.0 | 0.0 | 45562.0 | 198274458443671 | 198274458459991 |