Jose Santos
35 KiB
35 KiB
| 1 | Dispatch_ID | Kernel_Name | GPU_ID | Grid_Size | Workgroup_Size | LDS_Per_Workgroup | Scratch_Per_Workitem | Arch_VGPR | Accum_VGPR | SGPR | wave_size | obj | SQ_WAVES_LT_32 | SQ_WAVES_LT_16 | SQ_ITEMS | SQ_LDS_MEM_VIOLATIONS | SQ_LDS_ATOMIC_RETURN | SQ_LDS_IDX_ACTIVE | SQ_WAVES_RESTORED | SQ_WAVES_SAVED | TCP_TCC_NC_WRITE_REQ_sum | TCP_TCC_NC_ATOMIC_REQ_sum | TCP_TCC_UC_READ_REQ_sum | TCP_TCC_UC_WRITE_REQ_sum | TA_FLAT_WRITE_WAVEFRONTS_sum | TA_FLAT_ATOMIC_WAVEFRONTS_sum | SPI_RA_WVLIM_STALL_CSN | SPI_SWC_CSC_WR | TCC_NORMAL_EVICT_sum | TCC_ALL_TC_OP_INV_EVICT_sum | TCC_TOO_MANY_EA_WRREQS_STALL_sum | TCC_EA_ATOMIC_sum | wave_size_1 | obj_1 | SQ_CYCLES | SQ_BUSY_CYCLES | SQ_WAVES | SQ_INSTS_VALU_CVT | SQ_INSTS_VMEM_WR | SQ_INSTS_VMEM_RD | SQ_INSTS_VMEM | SQ_INSTS_SALU | GRBM_COUNT | GRBM_GUI_ACTIVE | TCP_GATE_EN1_sum | TCP_GATE_EN2_sum | TCP_TD_TCP_STALL_CYCLES_sum | TCP_TCR_TCP_STALL_CYCLES_sum | TA_TA_BUSY_sum | TA_BUFFER_WAVEFRONTS_sum | TD_TD_BUSY_sum | TD_TC_STALL_sum | SPI_CSN_WINDOW_VALID | SPI_CSN_BUSY | CPC_CPC_STAT_BUSY | CPC_CPC_STAT_IDLE | CPF_CPF_STAT_BUSY | CPF_CPF_STAT_STALL | TCC_CYCLE_sum | TCC_BUSY_sum | TCC_PROBE_sum | TCC_PROBE_ALL_sum | wave_size_2 | obj_2 | SQ_THREAD_CYCLES_VALU | SQ_IFETCH | SQ_LDS_BANK_CONFLICT | SQ_LDS_ADDR_CONFLICT | SQ_LDS_UNALIGNED_STALL | SQ_WAVES_EQ_64 | SQ_WAVES_LT_64 | SQ_WAVES_LT_48 | TCP_TCC_WRITE_REQ_sum | TCP_TCC_ATOMIC_WITH_RET_REQ_sum | TCP_TCC_ATOMIC_WITHOUT_RET_REQ_sum | TCP_TCC_NC_READ_REQ_sum | TA_FLAT_WAVEFRONTS_sum | TA_FLAT_READ_WAVEFRONTS_sum | SPI_RA_BAR_CU_FULL_CSN | SPI_RA_TGLIM_CU_FULL_CSN | TCC_EA_RDREQ_DRAM_sum | TCC_TAG_STALL_sum | TCC_NORMAL_WRITEBACK_sum | TCC_ALL_TC_OP_WB_WRITEBACK_sum | wave_size_3 | obj_3 | TCC_RW_REQ[0] | TCC_TOO_MANY_EA_WRREQS_STALL[0] | TCC_WRITE[0] | TCC_RW_REQ[1] | TCC_TOO_MANY_EA_WRREQS_STALL[1] | TCC_WRITE[1] | TCC_RW_REQ[2] | TCC_TOO_MANY_EA_WRREQS_STALL[2] | TCC_WRITE[2] | TCC_RW_REQ[3] | TCC_TOO_MANY_EA_WRREQS_STALL[3] | TCC_WRITE[3] | TCC_RW_REQ[4] | TCC_TOO_MANY_EA_WRREQS_STALL[4] | TCC_WRITE[4] | TCC_RW_REQ[5] | TCC_TOO_MANY_EA_WRREQS_STALL[5] | TCC_WRITE[5] | TCC_RW_REQ[6] | TCC_TOO_MANY_EA_WRREQS_STALL[6] | TCC_WRITE[6] | TCC_RW_REQ[7] | TCC_TOO_MANY_EA_WRREQS_STALL[7] | TCC_WRITE[7] | TCC_RW_REQ[8] | TCC_TOO_MANY_EA_WRREQS_STALL[8] | TCC_WRITE[8] | TCC_RW_REQ[9] | TCC_TOO_MANY_EA_WRREQS_STALL[9] | TCC_WRITE[9] | TCC_RW_REQ[10] | TCC_TOO_MANY_EA_WRREQS_STALL[10] | TCC_WRITE[10] | TCC_RW_REQ[11] | TCC_TOO_MANY_EA_WRREQS_STALL[11] | TCC_WRITE[11] | TCC_RW_REQ[12] | TCC_TOO_MANY_EA_WRREQS_STALL[12] | TCC_WRITE[12] | TCC_RW_REQ[13] | TCC_TOO_MANY_EA_WRREQS_STALL[13] | TCC_WRITE[13] | TCC_RW_REQ[14] | TCC_TOO_MANY_EA_WRREQS_STALL[14] | TCC_WRITE[14] | TCC_RW_REQ[15] | TCC_TOO_MANY_EA_WRREQS_STALL[15] | TCC_WRITE[15] | TCC_RW_REQ[16] | TCC_TOO_MANY_EA_WRREQS_STALL[16] | TCC_WRITE[16] | TCC_RW_REQ[17] | TCC_TOO_MANY_EA_WRREQS_STALL[17] | TCC_WRITE[17] | TCC_RW_REQ[18] | TCC_TOO_MANY_EA_WRREQS_STALL[18] | TCC_WRITE[18] | TCC_RW_REQ[19] | TCC_TOO_MANY_EA_WRREQS_STALL[19] | TCC_WRITE[19] | TCC_RW_REQ[20] | TCC_TOO_MANY_EA_WRREQS_STALL[20] | TCC_WRITE[20] | TCC_RW_REQ[21] | TCC_TOO_MANY_EA_WRREQS_STALL[21] | TCC_WRITE[21] | TCC_RW_REQ[22] | TCC_TOO_MANY_EA_WRREQS_STALL[22] | TCC_WRITE[22] | TCC_RW_REQ[23] | TCC_TOO_MANY_EA_WRREQS_STALL[23] | TCC_WRITE[23] | TCC_RW_REQ[24] | TCC_TOO_MANY_EA_WRREQS_STALL[24] | TCC_WRITE[24] | TCC_RW_REQ[25] | TCC_TOO_MANY_EA_WRREQS_STALL[25] | TCC_WRITE[25] | TCC_RW_REQ[26] | TCC_TOO_MANY_EA_WRREQS_STALL[26] | TCC_WRITE[26] | TCC_RW_REQ[27] | TCC_TOO_MANY_EA_WRREQS_STALL[27] | TCC_WRITE[27] | TCC_RW_REQ[28] | TCC_TOO_MANY_EA_WRREQS_STALL[28] | TCC_WRITE[28] | TCC_RW_REQ[29] | TCC_TOO_MANY_EA_WRREQS_STALL[29] | TCC_WRITE[29] | TCC_RW_REQ[30] | TCC_TOO_MANY_EA_WRREQS_STALL[30] | TCC_WRITE[30] | TCC_RW_REQ[31] | TCC_TOO_MANY_EA_WRREQS_STALL[31] | TCC_WRITE[31] | wave_size_4 | obj_4 | SQ_INSTS_VALU_INT64 | SQ_INSTS_SMEM | SQ_INSTS_FLAT | SQ_INSTS_LDS | SQ_INSTS_GDS | SQ_INSTS_EXP_GDS | SQ_INSTS_BRANCH | SQ_INSTS_SENDMSG | TCP_TOTAL_ATOMIC_WITH_RET_sum | TCP_TOTAL_ATOMIC_WITHOUT_RET_sum | TCP_TOTAL_WRITEBACK_INVALIDATES_sum | TCP_TOTAL_CACHE_ACCESSES_sum | TA_BUFFER_COALESCED_READ_CYCLES_sum | TA_BUFFER_COALESCED_WRITE_CYCLES_sum | TD_COALESCABLE_WAVEFRONT_sum | SPI_RA_RES_STALL_CSN | SPI_RA_TMP_STALL_CSN | CPC_CPC_UTCL2IU_BUSY | CPC_CPC_UTCL2IU_IDLE | CPF_CMP_UTCL1_STALL_ON_TRANSLATION | TCC_READ_sum | TCC_WRITE_sum | TCC_ATOMIC_sum | TCC_WRITEBACK_sum | wave_size_5 | obj_5 | SQC_DCACHE_REQ_READ_1 | SQC_DCACHE_REQ_READ_2 | SQC_DCACHE_REQ_READ_4 | wave_size_6 | obj_6 | SQ_WAVE_CYCLES | SQ_WAIT_ANY | SQ_WAIT_INST_ANY | SQ_ACTIVE_INST_ANY | SQ_BUSY_CU_CYCLES | SQ_ACTIVE_INST_VMEM | SQ_ACTIVE_INST_LDS | SQ_ACTIVE_INST_VALU | TCP_UTCL1_TRANSLATION_MISS_sum | TCP_UTCL1_TRANSLATION_HIT_sum | TCP_UTCL1_PERMISSION_MISS_sum | TCP_UTCL1_REQUEST_sum | TA_ADDR_STALLED_BY_TC_CYCLES_sum | TA_TOTAL_WAVEFRONTS_sum | SPI_RA_WAVE_SIMD_FULL_CSN | SPI_RA_VGPR_SIMD_FULL_CSN | CPC_CPC_UTCL2IU_STALL | CPC_ME1_BUSY_FOR_PACKET_DECODE | TCC_EA_WRREQ_sum | TCC_EA_WRREQ_64B_sum | TCC_EA_WR_UNCACHED_32B_sum | TCC_EA_WRREQ_DRAM_sum | wave_size_7 | obj_7 | TCC_EA_RDREQ[0] | TCC_EA_RDREQ_32B[0] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[0] | TCC_EA_RDREQ_GMI_CREDIT_STALL[0] | TCC_EA_RDREQ[1] | TCC_EA_RDREQ_32B[1] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[1] | TCC_EA_RDREQ_GMI_CREDIT_STALL[1] | TCC_EA_RDREQ[2] | TCC_EA_RDREQ_32B[2] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[2] | TCC_EA_RDREQ_GMI_CREDIT_STALL[2] | TCC_EA_RDREQ[3] | TCC_EA_RDREQ_32B[3] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[3] | TCC_EA_RDREQ_GMI_CREDIT_STALL[3] | TCC_EA_RDREQ[4] | TCC_EA_RDREQ_32B[4] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[4] | TCC_EA_RDREQ_GMI_CREDIT_STALL[4] | TCC_EA_RDREQ[5] | TCC_EA_RDREQ_32B[5] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[5] | TCC_EA_RDREQ_GMI_CREDIT_STALL[5] | TCC_EA_RDREQ[6] | TCC_EA_RDREQ_32B[6] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[6] | TCC_EA_RDREQ_GMI_CREDIT_STALL[6] | TCC_EA_RDREQ[7] | TCC_EA_RDREQ_32B[7] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[7] | TCC_EA_RDREQ_GMI_CREDIT_STALL[7] | TCC_EA_RDREQ[8] | TCC_EA_RDREQ_32B[8] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[8] | TCC_EA_RDREQ_GMI_CREDIT_STALL[8] | TCC_EA_RDREQ[9] | TCC_EA_RDREQ_32B[9] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[9] | TCC_EA_RDREQ_GMI_CREDIT_STALL[9] | TCC_EA_RDREQ[10] | TCC_EA_RDREQ_32B[10] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[10] | TCC_EA_RDREQ_GMI_CREDIT_STALL[10] | TCC_EA_RDREQ[11] | TCC_EA_RDREQ_32B[11] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[11] | TCC_EA_RDREQ_GMI_CREDIT_STALL[11] | TCC_EA_RDREQ[12] | TCC_EA_RDREQ_32B[12] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[12] | TCC_EA_RDREQ_GMI_CREDIT_STALL[12] | TCC_EA_RDREQ[13] | TCC_EA_RDREQ_32B[13] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[13] | TCC_EA_RDREQ_GMI_CREDIT_STALL[13] | TCC_EA_RDREQ[14] | TCC_EA_RDREQ_32B[14] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[14] | TCC_EA_RDREQ_GMI_CREDIT_STALL[14] | TCC_EA_RDREQ[15] | TCC_EA_RDREQ_32B[15] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[15] | TCC_EA_RDREQ_GMI_CREDIT_STALL[15] | TCC_EA_RDREQ[16] | TCC_EA_RDREQ_32B[16] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[16] | TCC_EA_RDREQ_GMI_CREDIT_STALL[16] | TCC_EA_RDREQ[17] | TCC_EA_RDREQ_32B[17] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[17] | TCC_EA_RDREQ_GMI_CREDIT_STALL[17] | TCC_EA_RDREQ[18] | TCC_EA_RDREQ_32B[18] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[18] | TCC_EA_RDREQ_GMI_CREDIT_STALL[18] | TCC_EA_RDREQ[19] | TCC_EA_RDREQ_32B[19] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[19] | TCC_EA_RDREQ_GMI_CREDIT_STALL[19] | TCC_EA_RDREQ[20] | TCC_EA_RDREQ_32B[20] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[20] | TCC_EA_RDREQ_GMI_CREDIT_STALL[20] | TCC_EA_RDREQ[21] | TCC_EA_RDREQ_32B[21] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[21] | TCC_EA_RDREQ_GMI_CREDIT_STALL[21] | TCC_EA_RDREQ[22] | TCC_EA_RDREQ_32B[22] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[22] | TCC_EA_RDREQ_GMI_CREDIT_STALL[22] | TCC_EA_RDREQ[23] | TCC_EA_RDREQ_32B[23] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[23] | TCC_EA_RDREQ_GMI_CREDIT_STALL[23] | TCC_EA_RDREQ[24] | TCC_EA_RDREQ_32B[24] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[24] | TCC_EA_RDREQ_GMI_CREDIT_STALL[24] | TCC_EA_RDREQ[25] | TCC_EA_RDREQ_32B[25] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[25] | TCC_EA_RDREQ_GMI_CREDIT_STALL[25] | TCC_EA_RDREQ[26] | TCC_EA_RDREQ_32B[26] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[26] | TCC_EA_RDREQ_GMI_CREDIT_STALL[26] | TCC_EA_RDREQ[27] | TCC_EA_RDREQ_32B[27] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[27] | TCC_EA_RDREQ_GMI_CREDIT_STALL[27] | TCC_EA_RDREQ[28] | TCC_EA_RDREQ_32B[28] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[28] | TCC_EA_RDREQ_GMI_CREDIT_STALL[28] | TCC_EA_RDREQ[29] | TCC_EA_RDREQ_32B[29] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[29] | TCC_EA_RDREQ_GMI_CREDIT_STALL[29] | TCC_EA_RDREQ[30] | TCC_EA_RDREQ_32B[30] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[30] | TCC_EA_RDREQ_GMI_CREDIT_STALL[30] | TCC_EA_RDREQ[31] | TCC_EA_RDREQ_32B[31] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[31] | TCC_EA_RDREQ_GMI_CREDIT_STALL[31] | wave_size_8 | obj_8 | SQ_INSTS_SMEM_NORM | SQ_INSTS_MFMA | SQ_INSTS_VALU_MFMA_I8 | SQ_INSTS_VALU_MFMA_F16 | SQ_INSTS_VALU_MFMA_BF16 | SQ_INSTS_VALU_MFMA_F32 | SQ_INSTS_VALU_MFMA_F64 | SQ_VALU_MFMA_BUSY_CYCLES | TCP_TCC_UC_ATOMIC_REQ_sum | TCP_TCC_CC_READ_REQ_sum | TCP_TCC_CC_WRITE_REQ_sum | TCP_TCC_CC_ATOMIC_REQ_sum | SPI_VWC_CSC_WR | SPI_RA_BULKY_CU_FULL_CSN | TCC_EA_RDREQ_LEVEL_sum | TCC_EA_WRREQ_LEVEL_sum | TCC_EA_ATOMIC_LEVEL_sum | wave_size_9 | obj_9 | SQ_INSTS_FLAT_LDS_ONLY | SQ_INSTS_VALU_MFMA_MOPS_I8 | SQ_INSTS_VALU_MFMA_MOPS_F16 | SQ_INSTS_VALU_MFMA_MOPS_BF16 | SQ_INSTS_VALU_MFMA_MOPS_F32 | SQ_INSTS_VALU_MFMA_MOPS_F64 | SQC_TC_INST_REQ | SQC_TC_DATA_READ_REQ | TCP_TCC_RW_READ_REQ_sum | TCP_TCC_RW_WRITE_REQ_sum | TCP_TCC_RW_ATOMIC_REQ_sum | TCP_PENDING_STALL_CYCLES_sum | wave_size_10 | obj_10 | TCC_EA_RDREQ_IO_CREDIT_STALL[0] | TCC_EA_RDREQ_LEVEL[0] | TCC_EA_WRREQ[0] | TCC_EA_WRREQ_64B[0] | TCC_EA_RDREQ_IO_CREDIT_STALL[1] | TCC_EA_RDREQ_LEVEL[1] | TCC_EA_WRREQ[1] | TCC_EA_WRREQ_64B[1] | TCC_EA_RDREQ_IO_CREDIT_STALL[2] | TCC_EA_RDREQ_LEVEL[2] | TCC_EA_WRREQ[2] | TCC_EA_WRREQ_64B[2] | TCC_EA_RDREQ_IO_CREDIT_STALL[3] | TCC_EA_RDREQ_LEVEL[3] | TCC_EA_WRREQ[3] | TCC_EA_WRREQ_64B[3] | TCC_EA_RDREQ_IO_CREDIT_STALL[4] | TCC_EA_RDREQ_LEVEL[4] | TCC_EA_WRREQ[4] | TCC_EA_WRREQ_64B[4] | TCC_EA_RDREQ_IO_CREDIT_STALL[5] | TCC_EA_RDREQ_LEVEL[5] | TCC_EA_WRREQ[5] | TCC_EA_WRREQ_64B[5] | TCC_EA_RDREQ_IO_CREDIT_STALL[6] | TCC_EA_RDREQ_LEVEL[6] | TCC_EA_WRREQ[6] | TCC_EA_WRREQ_64B[6] | TCC_EA_RDREQ_IO_CREDIT_STALL[7] | TCC_EA_RDREQ_LEVEL[7] | TCC_EA_WRREQ[7] | TCC_EA_WRREQ_64B[7] | TCC_EA_RDREQ_IO_CREDIT_STALL[8] | TCC_EA_RDREQ_LEVEL[8] | TCC_EA_WRREQ[8] | TCC_EA_WRREQ_64B[8] | TCC_EA_RDREQ_IO_CREDIT_STALL[9] | TCC_EA_RDREQ_LEVEL[9] | TCC_EA_WRREQ[9] | TCC_EA_WRREQ_64B[9] | TCC_EA_RDREQ_IO_CREDIT_STALL[10] | TCC_EA_RDREQ_LEVEL[10] | TCC_EA_WRREQ[10] | TCC_EA_WRREQ_64B[10] | TCC_EA_RDREQ_IO_CREDIT_STALL[11] | TCC_EA_RDREQ_LEVEL[11] | TCC_EA_WRREQ[11] | TCC_EA_WRREQ_64B[11] | TCC_EA_RDREQ_IO_CREDIT_STALL[12] | TCC_EA_RDREQ_LEVEL[12] | TCC_EA_WRREQ[12] | TCC_EA_WRREQ_64B[12] | TCC_EA_RDREQ_IO_CREDIT_STALL[13] | TCC_EA_RDREQ_LEVEL[13] | TCC_EA_WRREQ[13] | TCC_EA_WRREQ_64B[13] | TCC_EA_RDREQ_IO_CREDIT_STALL[14] | TCC_EA_RDREQ_LEVEL[14] | TCC_EA_WRREQ[14] | TCC_EA_WRREQ_64B[14] | TCC_EA_RDREQ_IO_CREDIT_STALL[15] | TCC_EA_RDREQ_LEVEL[15] | TCC_EA_WRREQ[15] | TCC_EA_WRREQ_64B[15] | TCC_EA_RDREQ_IO_CREDIT_STALL[16] | TCC_EA_RDREQ_LEVEL[16] | TCC_EA_WRREQ[16] | TCC_EA_WRREQ_64B[16] | TCC_EA_RDREQ_IO_CREDIT_STALL[17] | TCC_EA_RDREQ_LEVEL[17] | TCC_EA_WRREQ[17] | TCC_EA_WRREQ_64B[17] | TCC_EA_RDREQ_IO_CREDIT_STALL[18] | TCC_EA_RDREQ_LEVEL[18] | TCC_EA_WRREQ[18] | TCC_EA_WRREQ_64B[18] | TCC_EA_RDREQ_IO_CREDIT_STALL[19] | TCC_EA_RDREQ_LEVEL[19] | TCC_EA_WRREQ[19] | TCC_EA_WRREQ_64B[19] | TCC_EA_RDREQ_IO_CREDIT_STALL[20] | TCC_EA_RDREQ_LEVEL[20] | TCC_EA_WRREQ[20] | TCC_EA_WRREQ_64B[20] | TCC_EA_RDREQ_IO_CREDIT_STALL[21] | TCC_EA_RDREQ_LEVEL[21] | TCC_EA_WRREQ[21] | TCC_EA_WRREQ_64B[21] | TCC_EA_RDREQ_IO_CREDIT_STALL[22] | TCC_EA_RDREQ_LEVEL[22] | TCC_EA_WRREQ[22] | TCC_EA_WRREQ_64B[22] | TCC_EA_RDREQ_IO_CREDIT_STALL[23] | TCC_EA_RDREQ_LEVEL[23] | TCC_EA_WRREQ[23] | TCC_EA_WRREQ_64B[23] | TCC_EA_RDREQ_IO_CREDIT_STALL[24] | TCC_EA_RDREQ_LEVEL[24] | TCC_EA_WRREQ[24] | TCC_EA_WRREQ_64B[24] | TCC_EA_RDREQ_IO_CREDIT_STALL[25] | TCC_EA_RDREQ_LEVEL[25] | TCC_EA_WRREQ[25] | TCC_EA_WRREQ_64B[25] | TCC_EA_RDREQ_IO_CREDIT_STALL[26] | TCC_EA_RDREQ_LEVEL[26] | TCC_EA_WRREQ[26] | TCC_EA_WRREQ_64B[26] | TCC_EA_RDREQ_IO_CREDIT_STALL[27] | TCC_EA_RDREQ_LEVEL[27] | TCC_EA_WRREQ[27] | TCC_EA_WRREQ_64B[27] | TCC_EA_RDREQ_IO_CREDIT_STALL[28] | TCC_EA_RDREQ_LEVEL[28] | TCC_EA_WRREQ[28] | TCC_EA_WRREQ_64B[28] | TCC_EA_RDREQ_IO_CREDIT_STALL[29] | TCC_EA_RDREQ_LEVEL[29] | TCC_EA_WRREQ[29] | TCC_EA_WRREQ_64B[29] | TCC_EA_RDREQ_IO_CREDIT_STALL[30] | TCC_EA_RDREQ_LEVEL[30] | TCC_EA_WRREQ[30] | TCC_EA_WRREQ_64B[30] | TCC_EA_RDREQ_IO_CREDIT_STALL[31] | TCC_EA_RDREQ_LEVEL[31] | TCC_EA_WRREQ[31] | TCC_EA_WRREQ_64B[31] | wave_size_11 | obj_11 | SQ_INSTS_VALU_MUL_F32 | SQ_INSTS_VALU_FMA_F32 | SQ_INSTS_VALU_TRANS_F32 | SQ_INSTS_VALU_ADD_F64 | SQ_INSTS_VALU_MUL_F64 | SQ_INSTS_VALU_FMA_F64 | SQ_INSTS_VALU_TRANS_F64 | SQ_INSTS_VALU_INT32 | TCP_VOLATILE_sum | TCP_TOTAL_ACCESSES_sum | TCP_TOTAL_READ_sum | TCP_TOTAL_WRITE_sum | TA_BUFFER_ATOMIC_WAVEFRONTS_sum | TA_BUFFER_TOTAL_CYCLES_sum | TD_ATOMIC_WAVEFRONT_sum | TD_STORE_WAVEFRONT_sum | SPI_RA_REQ_NO_ALLOC | SPI_RA_REQ_NO_ALLOC_CSN | CPC_CPC_STAT_STALL | CPC_UTCL1_STALL_ON_TRANSLATION | CPF_CPF_STAT_IDLE | CPF_CPF_TCIU_IDLE | TCC_REQ_sum | TCC_STREAMING_REQ_sum | TCC_HIT_sum | TCC_MISS_sum | wave_size_12 | obj_12 | SQC_TC_DATA_WRITE_REQ | SQC_TC_DATA_ATOMIC_REQ | SQC_TC_STALL | SQC_TC_REQ | SQC_DCACHE_REQ_READ_16 | SQC_ICACHE_REQ | SQC_ICACHE_HITS | SQC_ICACHE_MISSES | wave_size_13 | obj_13 | TCC_ATOMIC[0] | TCC_CYCLE[0] | TCC_EA_ATOMIC[0] | TCC_EA_ATOMIC_LEVEL[0] | TCC_ATOMIC[1] | TCC_CYCLE[1] | TCC_EA_ATOMIC[1] | TCC_EA_ATOMIC_LEVEL[1] | TCC_ATOMIC[2] | TCC_CYCLE[2] | TCC_EA_ATOMIC[2] | TCC_EA_ATOMIC_LEVEL[2] | TCC_ATOMIC[3] | TCC_CYCLE[3] | TCC_EA_ATOMIC[3] | TCC_EA_ATOMIC_LEVEL[3] | TCC_ATOMIC[4] | TCC_CYCLE[4] | TCC_EA_ATOMIC[4] | TCC_EA_ATOMIC_LEVEL[4] | TCC_ATOMIC[5] | TCC_CYCLE[5] | TCC_EA_ATOMIC[5] | TCC_EA_ATOMIC_LEVEL[5] | TCC_ATOMIC[6] | TCC_CYCLE[6] | TCC_EA_ATOMIC[6] | TCC_EA_ATOMIC_LEVEL[6] | TCC_ATOMIC[7] | TCC_CYCLE[7] | TCC_EA_ATOMIC[7] | TCC_EA_ATOMIC_LEVEL[7] | TCC_ATOMIC[8] | TCC_CYCLE[8] | TCC_EA_ATOMIC[8] | TCC_EA_ATOMIC_LEVEL[8] | TCC_ATOMIC[9] | TCC_CYCLE[9] | TCC_EA_ATOMIC[9] | TCC_EA_ATOMIC_LEVEL[9] | TCC_ATOMIC[10] | TCC_CYCLE[10] | TCC_EA_ATOMIC[10] | TCC_EA_ATOMIC_LEVEL[10] | TCC_ATOMIC[11] | TCC_CYCLE[11] | TCC_EA_ATOMIC[11] | TCC_EA_ATOMIC_LEVEL[11] | TCC_ATOMIC[12] | TCC_CYCLE[12] | TCC_EA_ATOMIC[12] | TCC_EA_ATOMIC_LEVEL[12] | TCC_ATOMIC[13] | TCC_CYCLE[13] | TCC_EA_ATOMIC[13] | TCC_EA_ATOMIC_LEVEL[13] | TCC_ATOMIC[14] | TCC_CYCLE[14] | TCC_EA_ATOMIC[14] | TCC_EA_ATOMIC_LEVEL[14] | TCC_ATOMIC[15] | TCC_CYCLE[15] | TCC_EA_ATOMIC[15] | TCC_EA_ATOMIC_LEVEL[15] | TCC_ATOMIC[16] | TCC_CYCLE[16] | TCC_EA_ATOMIC[16] | TCC_EA_ATOMIC_LEVEL[16] | TCC_ATOMIC[17] | TCC_CYCLE[17] | TCC_EA_ATOMIC[17] | TCC_EA_ATOMIC_LEVEL[17] | TCC_ATOMIC[18] | TCC_CYCLE[18] | TCC_EA_ATOMIC[18] | TCC_EA_ATOMIC_LEVEL[18] | TCC_ATOMIC[19] | TCC_CYCLE[19] | TCC_EA_ATOMIC[19] | TCC_EA_ATOMIC_LEVEL[19] | TCC_ATOMIC[20] | TCC_CYCLE[20] | TCC_EA_ATOMIC[20] | TCC_EA_ATOMIC_LEVEL[20] | TCC_ATOMIC[21] | TCC_CYCLE[21] | TCC_EA_ATOMIC[21] | TCC_EA_ATOMIC_LEVEL[21] | TCC_ATOMIC[22] | TCC_CYCLE[22] | TCC_EA_ATOMIC[22] | TCC_EA_ATOMIC_LEVEL[22] | TCC_ATOMIC[23] | TCC_CYCLE[23] | TCC_EA_ATOMIC[23] | TCC_EA_ATOMIC_LEVEL[23] | TCC_ATOMIC[24] | TCC_CYCLE[24] | TCC_EA_ATOMIC[24] | TCC_EA_ATOMIC_LEVEL[24] | TCC_ATOMIC[25] | TCC_CYCLE[25] | TCC_EA_ATOMIC[25] | TCC_EA_ATOMIC_LEVEL[25] | TCC_ATOMIC[26] | TCC_CYCLE[26] | TCC_EA_ATOMIC[26] | TCC_EA_ATOMIC_LEVEL[26] | TCC_ATOMIC[27] | TCC_CYCLE[27] | TCC_EA_ATOMIC[27] | TCC_EA_ATOMIC_LEVEL[27] | TCC_ATOMIC[28] | TCC_CYCLE[28] | TCC_EA_ATOMIC[28] | TCC_EA_ATOMIC_LEVEL[28] | TCC_ATOMIC[29] | TCC_CYCLE[29] | TCC_EA_ATOMIC[29] | TCC_EA_ATOMIC_LEVEL[29] | TCC_ATOMIC[30] | TCC_CYCLE[30] | TCC_EA_ATOMIC[30] | TCC_EA_ATOMIC_LEVEL[30] | TCC_ATOMIC[31] | TCC_CYCLE[31] | TCC_EA_ATOMIC[31] | TCC_EA_ATOMIC_LEVEL[31] | wave_size_14 | obj_14 | SQ_ACTIVE_INST_SCA | SQ_ACTIVE_INST_EXP_GDS | SQ_ACTIVE_INST_MISC | SQ_ACTIVE_INST_FLAT | SQ_INST_CYCLES_VMEM_WR | SQ_INST_CYCLES_VMEM_RD | SQ_INST_CYCLES_SMEM | SQ_INST_CYCLES_SALU | TCP_TCP_LATENCY_sum | TCP_TCC_READ_REQ_LATENCY_sum | TCP_TCC_WRITE_REQ_LATENCY_sum | TCP_TCC_READ_REQ_sum | TA_ADDR_STALLED_BY_TD_CYCLES_sum | TA_DATA_STALLED_BY_TC_CYCLES_sum | SPI_RA_SGPR_SIMD_FULL_CSN | SPI_RA_LDS_CU_FULL_CSN | CPC_ME1_DC0_SPI_BUSY | TCC_EA_WRREQ_STALL_sum | TCC_EA_RDREQ_sum | TCC_EA_RDREQ_32B_sum | TCC_EA_RD_UNCACHED_32B_sum | wave_size_15 | obj_15 | TCC_HIT[0] | TCC_MISS[0] | TCC_READ[0] | TCC_REQ[0] | TCC_HIT[1] | TCC_MISS[1] | TCC_READ[1] | TCC_REQ[1] | TCC_HIT[2] | TCC_MISS[2] | TCC_READ[2] | TCC_REQ[2] | TCC_HIT[3] | TCC_MISS[3] | TCC_READ[3] | TCC_REQ[3] | TCC_HIT[4] | TCC_MISS[4] | TCC_READ[4] | TCC_REQ[4] | TCC_HIT[5] | TCC_MISS[5] | TCC_READ[5] | TCC_REQ[5] | TCC_HIT[6] | TCC_MISS[6] | TCC_READ[6] | TCC_REQ[6] | TCC_HIT[7] | TCC_MISS[7] | TCC_READ[7] | TCC_REQ[7] | TCC_HIT[8] | TCC_MISS[8] | TCC_READ[8] | TCC_REQ[8] | TCC_HIT[9] | TCC_MISS[9] | TCC_READ[9] | TCC_REQ[9] | TCC_HIT[10] | TCC_MISS[10] | TCC_READ[10] | TCC_REQ[10] | TCC_HIT[11] | TCC_MISS[11] | TCC_READ[11] | TCC_REQ[11] | TCC_HIT[12] | TCC_MISS[12] | TCC_READ[12] | TCC_REQ[12] | TCC_HIT[13] | TCC_MISS[13] | TCC_READ[13] | TCC_REQ[13] | TCC_HIT[14] | TCC_MISS[14] | TCC_READ[14] | TCC_REQ[14] | TCC_HIT[15] | TCC_MISS[15] | TCC_READ[15] | TCC_REQ[15] | TCC_HIT[16] | TCC_MISS[16] | TCC_READ[16] | TCC_REQ[16] | TCC_HIT[17] | TCC_MISS[17] | TCC_READ[17] | TCC_REQ[17] | TCC_HIT[18] | TCC_MISS[18] | TCC_READ[18] | TCC_REQ[18] | TCC_HIT[19] | TCC_MISS[19] | TCC_READ[19] | TCC_REQ[19] | TCC_HIT[20] | TCC_MISS[20] | TCC_READ[20] | TCC_REQ[20] | TCC_HIT[21] | TCC_MISS[21] | TCC_READ[21] | TCC_REQ[21] | TCC_HIT[22] | TCC_MISS[22] | TCC_READ[22] | TCC_REQ[22] | TCC_HIT[23] | TCC_MISS[23] | TCC_READ[23] | TCC_REQ[23] | TCC_HIT[24] | TCC_MISS[24] | TCC_READ[24] | TCC_REQ[24] | TCC_HIT[25] | TCC_MISS[25] | TCC_READ[25] | TCC_REQ[25] | TCC_HIT[26] | TCC_MISS[26] | TCC_READ[26] | TCC_REQ[26] | TCC_HIT[27] | TCC_MISS[27] | TCC_READ[27] | TCC_REQ[27] | TCC_HIT[28] | TCC_MISS[28] | TCC_READ[28] | TCC_REQ[28] | TCC_HIT[29] | TCC_MISS[29] | TCC_READ[29] | TCC_REQ[29] | TCC_HIT[30] | TCC_MISS[30] | TCC_READ[30] | TCC_REQ[30] | TCC_HIT[31] | TCC_MISS[31] | TCC_READ[31] | TCC_REQ[31] | wave_size_16 | obj_16 | SQ_INSTS_VSKIPPED | SQ_INSTS | SQ_INSTS_VALU | SQ_INSTS_VALU_ADD_F16 | SQ_INSTS_VALU_MUL_F16 | SQ_INSTS_VALU_FMA_F16 | SQ_INSTS_VALU_TRANS_F16 | SQ_INSTS_VALU_ADD_F32 | GRBM_SPI_BUSY | TCP_READ_TAGCONFLICT_STALL_CYCLES_sum | TCP_WRITE_TAGCONFLICT_STALL_CYCLES_sum | TCP_ATOMIC_TAGCONFLICT_STALL_CYCLES_sum | TCP_TA_TCP_STATE_READ_sum | TA_BUFFER_READ_WAVEFRONTS_sum | TA_BUFFER_WRITE_WAVEFRONTS_sum | TD_SPI_STALL_sum | TD_LOAD_WAVEFRONT_sum | SPI_CSN_NUM_THREADGROUPS | SPI_CSN_WAVE | CPC_CPC_TCIU_BUSY | CPC_CPC_TCIU_IDLE | CPF_CPF_TCIU_BUSY | CPF_CPF_TCIU_STALL | TCC_NC_REQ_sum | TCC_UC_REQ_sum | TCC_CC_REQ_sum | TCC_RW_REQ_sum | wave_size_17 | obj_17 | TCC_EA_WRREQ_DRAM_CREDIT_STALL[0] | TCC_EA_WRREQ_GMI_CREDIT_STALL[0] | TCC_EA_WRREQ_IO_CREDIT_STALL[0] | TCC_EA_WRREQ_LEVEL[0] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[1] | TCC_EA_WRREQ_GMI_CREDIT_STALL[1] | TCC_EA_WRREQ_IO_CREDIT_STALL[1] | TCC_EA_WRREQ_LEVEL[1] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[2] | TCC_EA_WRREQ_GMI_CREDIT_STALL[2] | TCC_EA_WRREQ_IO_CREDIT_STALL[2] | TCC_EA_WRREQ_LEVEL[2] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[3] | TCC_EA_WRREQ_GMI_CREDIT_STALL[3] | TCC_EA_WRREQ_IO_CREDIT_STALL[3] | TCC_EA_WRREQ_LEVEL[3] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[4] | TCC_EA_WRREQ_GMI_CREDIT_STALL[4] | TCC_EA_WRREQ_IO_CREDIT_STALL[4] | TCC_EA_WRREQ_LEVEL[4] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[5] | TCC_EA_WRREQ_GMI_CREDIT_STALL[5] | TCC_EA_WRREQ_IO_CREDIT_STALL[5] | TCC_EA_WRREQ_LEVEL[5] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[6] | TCC_EA_WRREQ_GMI_CREDIT_STALL[6] | TCC_EA_WRREQ_IO_CREDIT_STALL[6] | TCC_EA_WRREQ_LEVEL[6] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[7] | TCC_EA_WRREQ_GMI_CREDIT_STALL[7] | TCC_EA_WRREQ_IO_CREDIT_STALL[7] | TCC_EA_WRREQ_LEVEL[7] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[8] | TCC_EA_WRREQ_GMI_CREDIT_STALL[8] | TCC_EA_WRREQ_IO_CREDIT_STALL[8] | TCC_EA_WRREQ_LEVEL[8] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[9] | TCC_EA_WRREQ_GMI_CREDIT_STALL[9] | TCC_EA_WRREQ_IO_CREDIT_STALL[9] | TCC_EA_WRREQ_LEVEL[9] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[10] | TCC_EA_WRREQ_GMI_CREDIT_STALL[10] | TCC_EA_WRREQ_IO_CREDIT_STALL[10] | TCC_EA_WRREQ_LEVEL[10] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[11] | TCC_EA_WRREQ_GMI_CREDIT_STALL[11] | TCC_EA_WRREQ_IO_CREDIT_STALL[11] | TCC_EA_WRREQ_LEVEL[11] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[12] | TCC_EA_WRREQ_GMI_CREDIT_STALL[12] | TCC_EA_WRREQ_IO_CREDIT_STALL[12] | TCC_EA_WRREQ_LEVEL[12] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[13] | TCC_EA_WRREQ_GMI_CREDIT_STALL[13] | TCC_EA_WRREQ_IO_CREDIT_STALL[13] | TCC_EA_WRREQ_LEVEL[13] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[14] | TCC_EA_WRREQ_GMI_CREDIT_STALL[14] | TCC_EA_WRREQ_IO_CREDIT_STALL[14] | TCC_EA_WRREQ_LEVEL[14] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[15] | TCC_EA_WRREQ_GMI_CREDIT_STALL[15] | TCC_EA_WRREQ_IO_CREDIT_STALL[15] | TCC_EA_WRREQ_LEVEL[15] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[16] | TCC_EA_WRREQ_GMI_CREDIT_STALL[16] | TCC_EA_WRREQ_IO_CREDIT_STALL[16] | TCC_EA_WRREQ_LEVEL[16] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[17] | TCC_EA_WRREQ_GMI_CREDIT_STALL[17] | TCC_EA_WRREQ_IO_CREDIT_STALL[17] | TCC_EA_WRREQ_LEVEL[17] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[18] | TCC_EA_WRREQ_GMI_CREDIT_STALL[18] | TCC_EA_WRREQ_IO_CREDIT_STALL[18] | TCC_EA_WRREQ_LEVEL[18] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[19] | TCC_EA_WRREQ_GMI_CREDIT_STALL[19] | TCC_EA_WRREQ_IO_CREDIT_STALL[19] | TCC_EA_WRREQ_LEVEL[19] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[20] | TCC_EA_WRREQ_GMI_CREDIT_STALL[20] | TCC_EA_WRREQ_IO_CREDIT_STALL[20] | TCC_EA_WRREQ_LEVEL[20] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[21] | TCC_EA_WRREQ_GMI_CREDIT_STALL[21] | TCC_EA_WRREQ_IO_CREDIT_STALL[21] | TCC_EA_WRREQ_LEVEL[21] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[22] | TCC_EA_WRREQ_GMI_CREDIT_STALL[22] | TCC_EA_WRREQ_IO_CREDIT_STALL[22] | TCC_EA_WRREQ_LEVEL[22] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[23] | TCC_EA_WRREQ_GMI_CREDIT_STALL[23] | TCC_EA_WRREQ_IO_CREDIT_STALL[23] | TCC_EA_WRREQ_LEVEL[23] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[24] | TCC_EA_WRREQ_GMI_CREDIT_STALL[24] | TCC_EA_WRREQ_IO_CREDIT_STALL[24] | TCC_EA_WRREQ_LEVEL[24] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[25] | TCC_EA_WRREQ_GMI_CREDIT_STALL[25] | TCC_EA_WRREQ_IO_CREDIT_STALL[25] | TCC_EA_WRREQ_LEVEL[25] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[26] | TCC_EA_WRREQ_GMI_CREDIT_STALL[26] | TCC_EA_WRREQ_IO_CREDIT_STALL[26] | TCC_EA_WRREQ_LEVEL[26] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[27] | TCC_EA_WRREQ_GMI_CREDIT_STALL[27] | TCC_EA_WRREQ_IO_CREDIT_STALL[27] | TCC_EA_WRREQ_LEVEL[27] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[28] | TCC_EA_WRREQ_GMI_CREDIT_STALL[28] | TCC_EA_WRREQ_IO_CREDIT_STALL[28] | TCC_EA_WRREQ_LEVEL[28] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[29] | TCC_EA_WRREQ_GMI_CREDIT_STALL[29] | TCC_EA_WRREQ_IO_CREDIT_STALL[29] | TCC_EA_WRREQ_LEVEL[29] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[30] | TCC_EA_WRREQ_GMI_CREDIT_STALL[30] | TCC_EA_WRREQ_IO_CREDIT_STALL[30] | TCC_EA_WRREQ_LEVEL[30] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[31] | TCC_EA_WRREQ_GMI_CREDIT_STALL[31] | TCC_EA_WRREQ_IO_CREDIT_STALL[31] | TCC_EA_WRREQ_LEVEL[31] | wave_size_18 | obj_18 | SQC_ICACHE_MISSES_DUPLICATE | SQC_DCACHE_INPUT_VALID_READYB | SQC_DCACHE_ATOMIC | SQC_DCACHE_REQ_READ_8 | SQC_DCACHE_REQ | SQC_DCACHE_HITS | SQC_DCACHE_MISSES | SQC_DCACHE_MISSES_DUPLICATE | Start_Timestamp | End_Timestamp |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 2 | 0 | vecCopy(double*, double*, double*, int, int) | 2 | 1048576 | 256 | 0 | 0 | 8 | 0 | 16 | 64 | 0x7f2f6e5b4ec0 | 0 | 0 | 1048576 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 0.0 | 0 | 32768 | 65551.0 | 0.0 | 0.0 | 0.0 | 64 | 0x7fd81e810ec0 | 227888 | 130668 | 16384 | 0 | 16384 | 16384 | 32768 | 49152 | 28485 | 28485 | 1976915.0 | 1346731.0 | 3502.0 | 162005.0 | 1058194.0 | 0.0 | 1338074.0 | 1038757.0 | 226177 | 138808 | 28485 | 0 | 28485 | 0 | 911520.0 | 492133.0 | 0.0 | 0.0 | 64 | 0x7f5244f38ec0 | 10485760 | 65536 | 0 | 0 | 0 | 16384 | 0 | 0 | 131072.0 | 0.0 | 0.0 | 0.0 | 32768.0 | 16384.0 | 0 | 0 | 131081.0 | 35133.0 | 45994.0 | 19542.0 | 64 | 0x7fbd9d184ec0 | 6332 | 0 | 4096 | 6379 | 0 | 4096 | 6385 | 0 | 4096 | 6388 | 0 | 4096 | 6379 | 0 | 4096 | 6415 | 0 | 4096 | 6342 | 0 | 4096 | 6402 | 0 | 4096 | 6405 | 0 | 4096 | 6337 | 0 | 4096 | 6381 | 0 | 4096 | 6386 | 0 | 4096 | 6389 | 0 | 4096 | 6384 | 0 | 4096 | 6416 | 0 | 4096 | 6345 | 0 | 4096 | 6395 | 0 | 4096 | 6400 | 0 | 4096 | 6366 | 0 | 4096 | 6365 | 0 | 4096 | 6388 | 0 | 4096 | 6398 | 0 | 4096 | 6379 | 0 | 4096 | 6572 | 0 | 4096 | 6406 | 0 | 4096 | 6395 | 0 | 4096 | 6409 | 0 | 4096 | 6371 | 0 | 4096 | 6366 | 0 | 4096 | 6392 | 0 | 4096 | 6397 | 0 | 4096 | 6382 | 0 | 4096 | 64 | 0x7fe272f00ec0 | 0 | 65536 | 32768 | 0 | 0 | 0 | 16384 | 16384 | 0.0 | 0.0 | 0.0 | 524288.0 | 0.0 | 0.0 | 0.0 | 10615 | 0 | 815 | 28216 | 0 | 72438.0 | 131072.0 | 0.0 | 65568.0 | 64 | 0x7f536aeecec0 | 32768 | 32768 | 0 | 64 | 0x7f50437bcec0 | 10803107 | 9669253 | 789790 | 344064 | 1627540 | 0 | 0 | 163840 | 832.0 | 515140.0 | 0.0 | 524288.0 | 250900.0 | 32768.0 | 494328 | 0 | 0 | 11207 | 131072.0 | 131072.0 | 0.0 | 131072.0 | 64 | 0x7f641ab38ec0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 9 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 173 | 0 | 4096 | 0 | 69 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 24 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4097 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 14 | 0 | 4097 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4099 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 40 | 0 | 4096 | 0 | 21 | 0 | 4096 | 0 | 0 | 0 | 4101 | 0 | 21 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 64 | 0x7f248ac6cec0 | 131072 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384 | 0 | 39939937.0 | 34902096.0 | 0.0 | 64 | 0x7fd0cb6bcec0 | 0 | 0 | 0 | 0 | 0 | 0 | 168 | 56 | 131072.0 | 131072.0 | 0.0 | 978039.0 | 64 | 0x7f5d6ba58ec0 | 0 | 1295420 | 4096 | 4096 | 0 | 1267420 | 4096 | 4096 | 0 | 1137361 | 4096 | 4096 | 0 | 1292375 | 4096 | 4096 | 0 | 1394049 | 4096 | 4096 | 0 | 1413718 | 4096 | 4096 | 0 | 1282078 | 4096 | 4096 | 0 | 1406440 | 4096 | 4096 | 0 | 1175897 | 4096 | 4096 | 0 | 1175191 | 4096 | 4096 | 0 | 1141265 | 4096 | 4096 | 0 | 1084551 | 4096 | 4096 | 0 | 1233535 | 4096 | 4096 | 0 | 1292197 | 4096 | 4096 | 0 | 1082658 | 4096 | 4096 | 0 | 1525718 | 4096 | 4096 | 0 | 1076275 | 4096 | 4096 | 0 | 1246682 | 4096 | 4096 | 0 | 1028374 | 4096 | 4096 | 0 | 1422522 | 4096 | 4096 | 0 | 1140737 | 4096 | 4096 | 0 | 1184374 | 4096 | 4096 | 0 | 1256059 | 4096 | 4096 | 0 | 1335820 | 4096 | 4096 | 0 | 1578280 | 4096 | 4096 | 0 | 961057 | 4096 | 4096 | 0 | 1286633 | 4096 | 4096 | 0 | 1199648 | 4096 | 4096 | 0 | 1284892 | 4096 | 4096 | 0 | 1057368 | 4096 | 4096 | 0 | 1091224 | 4096 | 4096 | 0 | 1293848 | 4096 | 4096 | 64 | 0x7f9ae5d50ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 114688 | 2097152.0 | 2097152.0 | 1048576.0 | 1048576.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 13652 | 19180 | 8940 | 545 | 0 | 28065 | 204169.0 | 0.0 | 73088.0 | 131081.0 | 64 | 0x7f909e244ec0 | 0 | 0 | 0 | 224 | 0 | 65536 | 64267 | 56 | 64 | 0x7f529fde8ec0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 0 | 28212 | 0 | 0 | 64 | 0x7f1acd934ec0 | 114688 | 0 | 32768 | 32768 | 16384 | 16384 | 65536 | 49152 | 26699351.0 | 81413137.0 | 36824372.0 | 131072.0 | 0.0 | 225596.0 | 0 | 0 | 14858 | 766.0 | 131082.0 | 0.0 | 12.0 | 64 | 0x7f87d1384ec0 | 2298 | 4096 | 2298 | 6394 | 2303 | 4096 | 2303 | 6399 | 2252 | 4096 | 2252 | 6348 | 2286 | 4096 | 2286 | 6382 | 2315 | 4096 | 2315 | 6411 | 2298 | 4096 | 2298 | 6394 | 2287 | 4096 | 2287 | 6383 | 2259 | 4096 | 2259 | 6355 | 2261 | 4096 | 2261 | 6357 | 2303 | 4097 | 2304 | 6400 | 2307 | 4096 | 2307 | 6403 | 2312 | 4097 | 2313 | 6409 | 2285 | 4096 | 2285 | 6381 | 2313 | 4096 | 2313 | 6409 | 2300 | 4096 | 2300 | 6396 | 2287 | 4096 | 2287 | 6383 | 2264 | 4096 | 2264 | 6360 | 2249 | 4096 | 2249 | 6345 | 2303 | 4097 | 2304 | 6400 | 2332 | 4096 | 2332 | 6428 | 2291 | 4096 | 2291 | 6387 | 2270 | 4096 | 2270 | 6366 | 2272 | 4096 | 2272 | 6368 | 2485 | 4098 | 2487 | 6583 | 2321 | 4096 | 2321 | 6417 | 2260 | 4096 | 2260 | 6356 | 2253 | 4096 | 2253 | 6349 | 2302 | 4101 | 2307 | 6403 | 2333 | 4096 | 2333 | 6429 | 2297 | 4096 | 2297 | 6393 | 2277 | 4096 | 2277 | 6373 | 2272 | 4096 | 2272 | 6368 | 64 | 0x7fca9853cec0 | 0 | 393216 | 163840 | 0 | 0 | 0 | 0 | 0 | 18303 | 0.0 | 0.0 | 0.0 | 32768.0 | 0.0 | 0.0 | 415.0 | 32768.0 | 4096 | 16384 | 352 | 29242 | 2021 | 0 | 56.0 | 6.0 | 0.0 | 204400.0 | 64 | 0x7f2c3627cec0 | 0 | 0 | 0 | 1060710 | 44 | 0 | 0 | 1106360 | 0 | 0 | 0 | 1081222 | 0 | 0 | 0 | 1023260 | 3 | 0 | 0 | 1106282 | 0 | 0 | 0 | 1070725 | 0 | 0 | 0 | 1020710 | 0 | 0 | 0 | 1174527 | 0 | 0 | 0 | 1011182 | 0 | 0 | 0 | 1042669 | 87 | 0 | 0 | 1092404 | 0 | 0 | 0 | 1052883 | 0 | 0 | 0 | 1058866 | 0 | 0 | 0 | 1064453 | 0 | 0 | 0 | 1060598 | 0 | 0 | 0 | 1107483 | 0 | 0 | 0 | 1068967 | 0 | 0 | 0 | 1145100 | 0 | 0 | 0 | 985717 | 0 | 0 | 0 | 1077602 | 20 | 0 | 0 | 1070334 | 0 | 0 | 0 | 1086426 | 99 | 0 | 0 | 1149875 | 0 | 0 | 0 | 1046518 | 0 | 0 | 0 | 1006129 | 0 | 0 | 0 | 1105596 | 0 | 0 | 0 | 1178090 | 0 | 0 | 0 | 1109748 | 0 | 0 | 0 | 1010572 | 0 | 0 | 0 | 1055077 | 0 | 0 | 0 | 1091509 | 26 | 0 | 0 | 1148206 | 64 | 0x7f7fc6578ec0 | 1296 | 119602 | 0 | 0 | 65536 | 63800 | 56 | 1680 | 199749380764970 | 199749380785450 |
| 3 | 1 | vecCopy(double*, double*, double*, int, int) | 2 | 1048576 | 256 | 0 | 0 | 8 | 0 | 16 | 64 | 0x7f2f6e5b4ec0 | 0 | 0 | 1048576 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 0.0 | 0 | 32768 | 65552.0 | 0.0 | 0.0 | 0.0 | 64 | 0x7fd81e810ec0 | 329112 | 222763 | 16384 | 0 | 16384 | 16384 | 32768 | 49152 | 41138 | 41138 | 3173212.0 | 2449003.0 | 5326.0 | 375837.0 | 1713794.0 | 0.0 | 2437206.0 | 2129038.0 | 329104 | 232059 | 41138 | 0 | 41138 | 0 | 1316416.0 | 773783.0 | 0.0 | 0.0 | 64 | 0x7f5244f38ec0 | 10485760 | 65536 | 0 | 0 | 0 | 16384 | 0 | 0 | 131072.0 | 0.0 | 0.0 | 0.0 | 32768.0 | 16384.0 | 0 | 0 | 131080.0 | 93570.0 | 45609.0 | 0.0 | 64 | 0x7fbd9d184ec0 | 6276 | 0 | 4096 | 6262 | 0 | 4096 | 6274 | 0 | 4096 | 6234 | 0 | 4096 | 6248 | 0 | 4096 | 6292 | 0 | 4096 | 6255 | 0 | 4096 | 6259 | 0 | 4096 | 6260 | 0 | 4096 | 6281 | 0 | 4096 | 6265 | 0 | 4096 | 6268 | 0 | 4096 | 6236 | 0 | 4096 | 6249 | 0 | 4096 | 6293 | 0 | 4096 | 6255 | 0 | 4096 | 6259 | 0 | 4096 | 6272 | 0 | 4096 | 6264 | 0 | 4096 | 6243 | 0 | 4096 | 6266 | 0 | 4096 | 6289 | 0 | 4096 | 6261 | 0 | 4096 | 6238 | 0 | 4096 | 6239 | 0 | 4096 | 6263 | 0 | 4096 | 6275 | 0 | 4096 | 6262 | 0 | 4096 | 6247 | 0 | 4096 | 6266 | 0 | 4096 | 6292 | 0 | 4096 | 6264 | 0 | 4096 | 64 | 0x7fe272f00ec0 | 0 | 65536 | 32768 | 0 | 0 | 0 | 16384 | 16384 | 0.0 | 0.0 | 0.0 | 524288.0 | 0.0 | 0.0 | 0.0 | 16985 | 0 | 819 | 36469 | 0 | 69196.0 | 131072.0 | 0.0 | 45529.0 | 64 | 0x7f536aeecec0 | 32768 | 32768 | 0 | 64 | 0x7f50437bcec0 | 19630104 | 18288855 | 997185 | 344064 | 2813658 | 0 | 0 | 163840 | 832.0 | 515166.0 | 0.0 | 524288.0 | 568327.0 | 32768.0 | 1013168 | 0 | 0 | 13706 | 90994.0 | 90994.0 | 0.0 | 90994.0 | 64 | 0x7f641ab38ec0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 3 | 0 | 4096 | 0 | 314 | 0 | 4096 | 0 | 163 | 0 | 4096 | 0 | 994 | 0 | 4096 | 0 | 566 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 423 | 0 | 4096 | 0 | 537 | 0 | 4096 | 0 | 217 | 0 | 4098 | 0 | 3 | 0 | 4096 | 0 | 1190 | 0 | 4096 | 0 | 189 | 0 | 4096 | 0 | 687 | 0 | 4096 | 0 | 256 | 0 | 4097 | 0 | 300 | 0 | 4097 | 0 | 0 | 0 | 4096 | 0 | 513 | 0 | 4097 | 0 | 290 | 0 | 4096 | 0 | 1145 | 0 | 4096 | 0 | 981 | 0 | 4096 | 0 | 578 | 0 | 4096 | 0 | 437 | 0 | 4096 | 0 | 474 | 0 | 4096 | 0 | 88 | 0 | 4096 | 0 | 21 | 0 | 4096 | 0 | 3 | 0 | 4096 | 0 | 211 | 0 | 4101 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 64 | 0x7f248ac6cec0 | 131072 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384 | 0 | 119451113.0 | 60267847.0 | 0.0 | 64 | 0x7fd0cb6bcec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 56 | 131072.0 | 131072.0 | 0.0 | 1976955.0 | 64 | 0x7f5d6ba58ec0 | 0 | 2939690 | 2820 | 2820 | 0 | 3426253 | 2868 | 2868 | 0 | 4013036 | 2860 | 2860 | 0 | 3841543 | 2868 | 2868 | 0 | 3112428 | 2890 | 2890 | 0 | 4302886 | 2852 | 2852 | 0 | 2904736 | 2888 | 2888 | 0 | 3725742 | 2824 | 2824 | 0 | 3264165 | 2824 | 2824 | 0 | 3233772 | 2824 | 2824 | 0 | 4304458 | 2868 | 2868 | 0 | 3540582 | 2860 | 2860 | 0 | 3720780 | 2868 | 2868 | 0 | 3554590 | 2892 | 2892 | 0 | 3827770 | 2852 | 2852 | 0 | 3146264 | 2888 | 2888 | 0 | 3211063 | 2842 | 2842 | 0 | 4188618 | 2876 | 2876 | 0 | 2949166 | 2836 | 2836 | 0 | 5277715 | 2832 | 2832 | 0 | 4832339 | 2836 | 2836 | 0 | 4745132 | 2884 | 2884 | 0 | 4603028 | 2840 | 2840 | 0 | 3605773 | 2840 | 2840 | 0 | 3654437 | 2844 | 2844 | 0 | 2909567 | 2838 | 2838 | 0 | 4004989 | 2876 | 2876 | 0 | 3367918 | 2836 | 2836 | 0 | 3277015 | 2828 | 2828 | 0 | 3135925 | 2840 | 2840 | 0 | 3735874 | 2896 | 2896 | 0 | 3432476 | 2830 | 2830 | 64 | 0x7f9ae5d50ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 114688 | 2097152.0 | 2097152.0 | 1048576.0 | 1048576.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 30999 | 27117 | 9916 | 2983 | 0 | 39213 | 200295.0 | 0.0 | 69211.0 | 131084.0 | 64 | 0x7f909e244ec0 | 0 | 0 | 0 | 56 | 0 | 65536 | 65536 | 0 | 64 | 0x7f529fde8ec0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 0 | 41676 | 0 | 0 | 64 | 0x7f1acd934ec0 | 114688 | 0 | 32768 | 32768 | 16384 | 16384 | 65536 | 49152 | 58198192.0 | 205684795.0 | 51659496.0 | 131072.0 | 0.0 | 571037.0 | 0 | 0 | 25370 | 2998.0 | 131083.0 | 0.0 | 20.0 | 64 | 0x7f87d1384ec0 | 2167 | 4096 | 2167 | 6263 | 2151 | 4096 | 2151 | 6247 | 2163 | 4096 | 2163 | 6259 | 2155 | 4096 | 2155 | 6251 | 2212 | 4096 | 2212 | 6308 | 2163 | 4096 | 2163 | 6259 | 2164 | 4096 | 2164 | 6260 | 2166 | 4096 | 2166 | 6262 | 2167 | 4096 | 2167 | 6263 | 2172 | 4097 | 2173 | 6269 | 2156 | 4097 | 2157 | 6253 | 2221 | 4097 | 2222 | 6318 | 2163 | 4096 | 2163 | 6259 | 2215 | 4096 | 2215 | 6311 | 2170 | 4096 | 2170 | 6266 | 2167 | 4096 | 2167 | 6263 | 2171 | 4097 | 2172 | 6268 | 2159 | 4096 | 2159 | 6255 | 2158 | 4097 | 2159 | 6255 | 2141 | 4096 | 2141 | 6237 | 2157 | 4096 | 2157 | 6253 | 2176 | 4096 | 2176 | 6272 | 2167 | 4096 | 2167 | 6263 | 2163 | 4096 | 2163 | 6259 | 2159 | 4096 | 2159 | 6255 | 2170 | 4096 | 2170 | 6266 | 2165 | 4096 | 2165 | 6261 | 2163 | 4099 | 2166 | 6262 | 2145 | 4098 | 2147 | 6243 | 2159 | 4096 | 2159 | 6255 | 2180 | 4096 | 2180 | 6276 | 2171 | 4096 | 2171 | 6267 | 64 | 0x7fca9853cec0 | 0 | 393216 | 163840 | 0 | 0 | 0 | 0 | 0 | 29627 | 0.0 | 0.0 | 0.0 | 32768.0 | 0.0 | 0.0 | 228.0 | 32768.0 | 4096 | 16384 | 302 | 41430 | 2065 | 0 | 56.0 | 10.0 | 0.0 | 200867.0 | 64 | 0x7f2c3627cec0 | 0 | 0 | 0 | 1660978 | 576 | 0 | 0 | 2205430 | 0 | 0 | 0 | 1691927 | 134 | 0 | 0 | 2178102 | 0 | 0 | 0 | 1866592 | 681 | 0 | 0 | 2193488 | 0 | 0 | 0 | 1450222 | 6 | 0 | 0 | 1973301 | 0 | 0 | 0 | 1503169 | 0 | 0 | 0 | 1730254 | 96 | 0 | 0 | 2004579 | 26 | 0 | 0 | 1890497 | 305 | 0 | 0 | 1860881 | 0 | 0 | 0 | 1804412 | 379 | 0 | 0 | 2093422 | 0 | 0 | 0 | 1697503 | 0 | 0 | 0 | 1693186 | 0 | 0 | 0 | 1919436 | 0 | 0 | 0 | 1443628 | 157 | 0 | 0 | 2134344 | 67 | 0 | 0 | 1804613 | 0 | 0 | 0 | 1678333 | 0 | 0 | 0 | 1758987 | 0 | 0 | 0 | 1759137 | 0 | 0 | 0 | 1736394 | 0 | 0 | 0 | 1312740 | 0 | 0 | 0 | 1483042 | 537 | 0 | 0 | 2437421 | 0 | 0 | 0 | 2065350 | 0 | 0 | 0 | 1873346 | 139 | 0 | 0 | 1655597 | 0 | 0 | 0 | 1748383 | 64 | 0x7f7fc6578ec0 | 0 | 186018 | 0 | 0 | 65536 | 63800 | 56 | 1680 | 199749381010410 | 199749381026730 |
| 4 | 2 | vecCopy(double*, double*, double*, int, int) | 2 | 1048576 | 256 | 0 | 0 | 8 | 0 | 16 | 64 | 0x7f2f6e5b4ec0 | 0 | 0 | 1048576 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 0.0 | 0 | 32768 | 65552.0 | 0.0 | 0.0 | 0.0 | 64 | 0x7fd81e810ec0 | 330560 | 222288 | 16384 | 0 | 16384 | 16384 | 32768 | 49152 | 41319 | 41319 | 3167403.0 | 2420097.0 | 4960.0 | 320846.0 | 1624577.0 | 0.0 | 2408196.0 | 2100449.0 | 330552 | 232125 | 41319 | 0 | 41319 | 0 | 1322208.0 | 764152.0 | 0.0 | 0.0 | 64 | 0x7f5244f38ec0 | 10485760 | 65536 | 0 | 0 | 0 | 16384 | 0 | 0 | 131072.0 | 0.0 | 0.0 | 0.0 | 32768.0 | 16384.0 | 0 | 0 | 131081.0 | 135279.0 | 45600.0 | 0.0 | 64 | 0x7fbd9d184ec0 | 6295 | 0 | 4096 | 6280 | 0 | 4096 | 6314 | 0 | 4096 | 6266 | 0 | 4096 | 6284 | 0 | 4096 | 6263 | 0 | 4096 | 6259 | 0 | 4096 | 6262 | 0 | 4096 | 6265 | 0 | 4096 | 6296 | 0 | 4096 | 6279 | 0 | 4096 | 6315 | 0 | 4096 | 6268 | 0 | 4096 | 6289 | 0 | 4096 | 6261 | 0 | 4096 | 6263 | 0 | 4096 | 6285 | 0 | 4096 | 6279 | 0 | 4096 | 6292 | 0 | 4096 | 6287 | 0 | 4096 | 6294 | 0 | 4096 | 6308 | 0 | 4096 | 6261 | 0 | 4096 | 6274 | 0 | 4096 | 6271 | 0 | 4096 | 6289 | 0 | 4096 | 6277 | 0 | 4096 | 6296 | 0 | 4096 | 6287 | 0 | 4096 | 6296 | 0 | 4096 | 6311 | 0 | 4096 | 6262 | 0 | 4096 | 64 | 0x7fe272f00ec0 | 0 | 65536 | 32768 | 0 | 0 | 0 | 16384 | 16384 | 0.0 | 0.0 | 0.0 | 524288.0 | 0.0 | 0.0 | 0.0 | 20942 | 0 | 3127 | 38145 | 0 | 69565.0 | 131072.0 | 0.0 | 45440.0 | 64 | 0x7f536aeecec0 | 32768 | 32768 | 0 | 64 | 0x7f50437bcec0 | 19619179 | 18010368 | 1264747 | 344064 | 2830893 | 0 | 0 | 163840 | 832.0 | 515153.0 | 0.0 | 524288.0 | 524080.0 | 32768.0 | 1000691 | 0 | 0 | 13989 | 91164.0 | 91164.0 | 0.0 | 91164.0 | 64 | 0x7f641ab38ec0 | 4096 | 0 | 1141 | 0 | 4096 | 0 | 539 | 0 | 4096 | 0 | 2224 | 0 | 4096 | 0 | 1394 | 0 | 4096 | 0 | 218 | 0 | 4096 | 0 | 407 | 0 | 4096 | 0 | 1222 | 0 | 4096 | 0 | 1121 | 0 | 4096 | 0 | 979 | 0 | 4096 | 0 | 33 | 0 | 4098 | 0 | 314 | 0 | 4096 | 0 | 852 | 0 | 4096 | 0 | 1812 | 0 | 4096 | 0 | 546 | 0 | 4096 | 0 | 161 | 0 | 4097 | 0 | 325 | 0 | 4097 | 0 | 447 | 0 | 4096 | 0 | 259 | 0 | 4097 | 0 | 431 | 0 | 4096 | 0 | 793 | 0 | 4096 | 0 | 1301 | 0 | 4096 | 0 | 1185 | 0 | 4096 | 0 | 11 | 0 | 4096 | 0 | 1400 | 0 | 4096 | 0 | 28 | 0 | 4096 | 0 | 454 | 0 | 4096 | 0 | 553 | 0 | 4096 | 0 | 336 | 0 | 4101 | 0 | 31 | 0 | 4096 | 0 | 1365 | 0 | 4096 | 0 | 522 | 0 | 4096 | 0 | 382 | 0 | 64 | 0x7f248ac6cec0 | 131072 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384 | 0 | 117603812.0 | 58363570.0 | 0.0 | 64 | 0x7fd0cb6bcec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 56 | 131072.0 | 131072.0 | 0.0 | 2044775.0 | 64 | 0x7f5d6ba58ec0 | 0 | 3387149 | 2812 | 2812 | 0 | 3672773 | 2846 | 2846 | 0 | 5032810 | 2852 | 2852 | 0 | 4135074 | 2844 | 2844 | 0 | 3299394 | 2916 | 2916 | 0 | 3858099 | 2864 | 2864 | 0 | 2681232 | 2884 | 2884 | 0 | 3352298 | 2836 | 2836 | 0 | 3203452 | 2832 | 2832 | 0 | 3320733 | 2818 | 2818 | 0 | 2943999 | 2846 | 2846 | 0 | 4470664 | 2848 | 2848 | 0 | 4323946 | 2844 | 2844 | 0 | 3199954 | 2916 | 2916 | 0 | 3732372 | 2860 | 2860 | 0 | 2952493 | 2884 | 2884 | 0 | 3387769 | 2824 | 2824 | 0 | 3421718 | 2864 | 2864 | 0 | 3213328 | 2844 | 2844 | 0 | 3671925 | 2816 | 2816 | 0 | 3649922 | 2824 | 2824 | 0 | 4162166 | 2864 | 2864 | 0 | 3739001 | 2860 | 2860 | 0 | 3944805 | 2852 | 2852 | 0 | 4077494 | 2848 | 2848 | 0 | 3294647 | 2816 | 2816 | 0 | 3254687 | 2864 | 2864 | 0 | 3414766 | 2844 | 2844 | 0 | 4710619 | 2820 | 2820 | 0 | 4307580 | 2824 | 2824 | 0 | 3322530 | 2876 | 2876 | 0 | 3601901 | 2864 | 2864 | 64 | 0x7f9ae5d50ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 114688 | 2097152.0 | 2097152.0 | 1048576.0 | 1048576.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 34917 | 28899 | 9771 | 3687 | 0 | 40769 | 201084.0 | 0.0 | 70000.0 | 131084.0 | 64 | 0x7f909e244ec0 | 0 | 0 | 0 | 56 | 0 | 65536 | 65536 | 0 | 64 | 0x7f529fde8ec0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 0 | 40854 | 0 | 0 | 64 | 0x7f1acd934ec0 | 114688 | 0 | 32768 | 32768 | 16384 | 16384 | 65536 | 49152 | 56702455.0 | 195105281.0 | 42665129.0 | 131072.0 | 0.0 | 486307.0 | 0 | 0 | 24543 | 3941.0 | 131084.0 | 0.0 | 22.0 | 64 | 0x7f87d1384ec0 | 2160 | 4096 | 2160 | 6256 | 2148 | 4096 | 2148 | 6244 | 2152 | 4096 | 2152 | 6248 | 2121 | 4096 | 2121 | 6217 | 2159 | 4096 | 2159 | 6255 | 2169 | 4096 | 2169 | 6265 | 2158 | 4096 | 2158 | 6254 | 2146 | 4096 | 2146 | 6242 | 2146 | 4096 | 2146 | 6242 | 2165 | 4097 | 2166 | 6262 | 2157 | 4097 | 2158 | 6254 | 2210 | 4097 | 2211 | 6307 | 2123 | 4096 | 2123 | 6219 | 2160 | 4096 | 2160 | 6256 | 2170 | 4096 | 2170 | 6266 | 2165 | 4096 | 2165 | 6261 | 2206 | 4097 | 2207 | 6303 | 2206 | 4096 | 2206 | 6302 | 2160 | 4097 | 2161 | 6257 | 2161 | 4096 | 2161 | 6257 | 2144 | 4096 | 2144 | 6240 | 2128 | 4096 | 2128 | 6224 | 2152 | 4096 | 2152 | 6248 | 2158 | 4096 | 2158 | 6254 | 2164 | 4096 | 2164 | 6260 | 2203 | 4096 | 2203 | 6299 | 2208 | 4096 | 2208 | 6304 | 2159 | 4098 | 2161 | 6257 | 2166 | 4098 | 2168 | 6264 | 2152 | 4096 | 2152 | 6248 | 2132 | 4096 | 2132 | 6228 | 2156 | 4096 | 2156 | 6252 | 64 | 0x7fca9853cec0 | 0 | 393216 | 163840 | 0 | 0 | 0 | 0 | 0 | 29902 | 0.0 | 0.0 | 0.0 | 32768.0 | 0.0 | 0.0 | 242.0 | 32768.0 | 4096 | 16384 | 302 | 41638 | 2021 | 0 | 56.0 | 10.0 | 0.0 | 200309.0 | 64 | 0x7f2c3627cec0 | 25 | 0 | 0 | 1677051 | 460 | 0 | 0 | 2286718 | 1087 | 0 | 0 | 2304846 | 2273 | 0 | 0 | 2698650 | 169 | 0 | 0 | 2297086 | 581 | 0 | 0 | 2136583 | 16 | 0 | 0 | 1452752 | 439 | 0 | 0 | 2400393 | 1133 | 0 | 0 | 2316866 | 26 | 0 | 0 | 1703628 | 523 | 0 | 0 | 1862380 | 706 | 0 | 0 | 1963481 | 894 | 0 | 0 | 2059243 | 0 | 0 | 0 | 2044577 | 362 | 0 | 0 | 2229000 | 213 | 0 | 0 | 2271334 | 252 | 0 | 0 | 2187217 | 2348 | 0 | 0 | 2658178 | 0 | 0 | 0 | 1572261 | 666 | 0 | 0 | 2486274 | 1038 | 0 | 0 | 2113109 | 493 | 0 | 0 | 2198353 | 75 | 0 | 0 | 1981269 | 0 | 0 | 0 | 1728361 | 64 | 0 | 0 | 2162060 | 493 | 0 | 0 | 2011829 | 1571 | 0 | 0 | 2421765 | 0 | 0 | 0 | 1732236 | 318 | 0 | 0 | 2110194 | 1059 | 0 | 0 | 1795396 | 649 | 0 | 0 | 2356621 | 0 | 0 | 0 | 1658749 | 64 | 0x7f7fc6578ec0 | 0 | 186203 | 0 | 0 | 65536 | 63800 | 56 | 1680 | 199749381056970 | 199749381072490 |