Jose Santos
34 KiB
34 KiB
| 1 | Dispatch_ID | Kernel_Name | GPU_ID | Grid_Size | Workgroup_Size | LDS_Per_Workgroup | Scratch_Per_Workitem | Arch_VGPR | Accum_VGPR | SGPR | wave_size | obj | SQ_INSTS_VALU_MUL_F32 | SQ_INSTS_VALU_FMA_F32 | SQ_INSTS_VALU_TRANS_F32 | SQ_INSTS_VALU_ADD_F64 | SQ_INSTS_VALU_MUL_F64 | SQ_INSTS_VALU_FMA_F64 | SQ_INSTS_VALU_TRANS_F64 | SQ_INSTS_VALU_INT32 | TCP_VOLATILE_sum | TCP_TOTAL_ACCESSES_sum | TCP_TOTAL_READ_sum | TCP_TOTAL_WRITE_sum | TA_BUFFER_ATOMIC_WAVEFRONTS_sum | TA_BUFFER_TOTAL_CYCLES_sum | TD_ATOMIC_WAVEFRONT_sum | TD_STORE_WAVEFRONT_sum | SPI_RA_REQ_NO_ALLOC | SPI_RA_REQ_NO_ALLOC_CSN | CPC_CPC_STAT_STALL | CPC_UTCL1_STALL_ON_TRANSLATION | CPF_CPF_STAT_IDLE | CPF_CPF_TCIU_IDLE | TCC_REQ_sum | TCC_STREAMING_REQ_sum | TCC_HIT_sum | TCC_MISS_sum | wave_size_1 | obj_1 | TCC_EA_RDREQ[0] | TCC_EA_RDREQ_32B[0] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[0] | TCC_EA_RDREQ_GMI_CREDIT_STALL[0] | TCC_EA_RDREQ[1] | TCC_EA_RDREQ_32B[1] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[1] | TCC_EA_RDREQ_GMI_CREDIT_STALL[1] | TCC_EA_RDREQ[2] | TCC_EA_RDREQ_32B[2] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[2] | TCC_EA_RDREQ_GMI_CREDIT_STALL[2] | TCC_EA_RDREQ[3] | TCC_EA_RDREQ_32B[3] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[3] | TCC_EA_RDREQ_GMI_CREDIT_STALL[3] | TCC_EA_RDREQ[4] | TCC_EA_RDREQ_32B[4] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[4] | TCC_EA_RDREQ_GMI_CREDIT_STALL[4] | TCC_EA_RDREQ[5] | TCC_EA_RDREQ_32B[5] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[5] | TCC_EA_RDREQ_GMI_CREDIT_STALL[5] | TCC_EA_RDREQ[6] | TCC_EA_RDREQ_32B[6] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[6] | TCC_EA_RDREQ_GMI_CREDIT_STALL[6] | TCC_EA_RDREQ[7] | TCC_EA_RDREQ_32B[7] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[7] | TCC_EA_RDREQ_GMI_CREDIT_STALL[7] | TCC_EA_RDREQ[8] | TCC_EA_RDREQ_32B[8] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[8] | TCC_EA_RDREQ_GMI_CREDIT_STALL[8] | TCC_EA_RDREQ[9] | TCC_EA_RDREQ_32B[9] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[9] | TCC_EA_RDREQ_GMI_CREDIT_STALL[9] | TCC_EA_RDREQ[10] | TCC_EA_RDREQ_32B[10] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[10] | TCC_EA_RDREQ_GMI_CREDIT_STALL[10] | TCC_EA_RDREQ[11] | TCC_EA_RDREQ_32B[11] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[11] | TCC_EA_RDREQ_GMI_CREDIT_STALL[11] | TCC_EA_RDREQ[12] | TCC_EA_RDREQ_32B[12] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[12] | TCC_EA_RDREQ_GMI_CREDIT_STALL[12] | TCC_EA_RDREQ[13] | TCC_EA_RDREQ_32B[13] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[13] | TCC_EA_RDREQ_GMI_CREDIT_STALL[13] | TCC_EA_RDREQ[14] | TCC_EA_RDREQ_32B[14] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[14] | TCC_EA_RDREQ_GMI_CREDIT_STALL[14] | TCC_EA_RDREQ[15] | TCC_EA_RDREQ_32B[15] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[15] | TCC_EA_RDREQ_GMI_CREDIT_STALL[15] | TCC_EA_RDREQ[16] | TCC_EA_RDREQ_32B[16] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[16] | TCC_EA_RDREQ_GMI_CREDIT_STALL[16] | TCC_EA_RDREQ[17] | TCC_EA_RDREQ_32B[17] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[17] | TCC_EA_RDREQ_GMI_CREDIT_STALL[17] | TCC_EA_RDREQ[18] | TCC_EA_RDREQ_32B[18] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[18] | TCC_EA_RDREQ_GMI_CREDIT_STALL[18] | TCC_EA_RDREQ[19] | TCC_EA_RDREQ_32B[19] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[19] | TCC_EA_RDREQ_GMI_CREDIT_STALL[19] | TCC_EA_RDREQ[20] | TCC_EA_RDREQ_32B[20] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[20] | TCC_EA_RDREQ_GMI_CREDIT_STALL[20] | TCC_EA_RDREQ[21] | TCC_EA_RDREQ_32B[21] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[21] | TCC_EA_RDREQ_GMI_CREDIT_STALL[21] | TCC_EA_RDREQ[22] | TCC_EA_RDREQ_32B[22] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[22] | TCC_EA_RDREQ_GMI_CREDIT_STALL[22] | TCC_EA_RDREQ[23] | TCC_EA_RDREQ_32B[23] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[23] | TCC_EA_RDREQ_GMI_CREDIT_STALL[23] | TCC_EA_RDREQ[24] | TCC_EA_RDREQ_32B[24] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[24] | TCC_EA_RDREQ_GMI_CREDIT_STALL[24] | TCC_EA_RDREQ[25] | TCC_EA_RDREQ_32B[25] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[25] | TCC_EA_RDREQ_GMI_CREDIT_STALL[25] | TCC_EA_RDREQ[26] | TCC_EA_RDREQ_32B[26] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[26] | TCC_EA_RDREQ_GMI_CREDIT_STALL[26] | TCC_EA_RDREQ[27] | TCC_EA_RDREQ_32B[27] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[27] | TCC_EA_RDREQ_GMI_CREDIT_STALL[27] | TCC_EA_RDREQ[28] | TCC_EA_RDREQ_32B[28] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[28] | TCC_EA_RDREQ_GMI_CREDIT_STALL[28] | TCC_EA_RDREQ[29] | TCC_EA_RDREQ_32B[29] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[29] | TCC_EA_RDREQ_GMI_CREDIT_STALL[29] | TCC_EA_RDREQ[30] | TCC_EA_RDREQ_32B[30] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[30] | TCC_EA_RDREQ_GMI_CREDIT_STALL[30] | TCC_EA_RDREQ[31] | TCC_EA_RDREQ_32B[31] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[31] | TCC_EA_RDREQ_GMI_CREDIT_STALL[31] | wave_size_2 | obj_2 | TCC_HIT[0] | TCC_MISS[0] | TCC_READ[0] | TCC_REQ[0] | TCC_HIT[1] | TCC_MISS[1] | TCC_READ[1] | TCC_REQ[1] | TCC_HIT[2] | TCC_MISS[2] | TCC_READ[2] | TCC_REQ[2] | TCC_HIT[3] | TCC_MISS[3] | TCC_READ[3] | TCC_REQ[3] | TCC_HIT[4] | TCC_MISS[4] | TCC_READ[4] | TCC_REQ[4] | TCC_HIT[5] | TCC_MISS[5] | TCC_READ[5] | TCC_REQ[5] | TCC_HIT[6] | TCC_MISS[6] | TCC_READ[6] | TCC_REQ[6] | TCC_HIT[7] | TCC_MISS[7] | TCC_READ[7] | TCC_REQ[7] | TCC_HIT[8] | TCC_MISS[8] | TCC_READ[8] | TCC_REQ[8] | TCC_HIT[9] | TCC_MISS[9] | TCC_READ[9] | TCC_REQ[9] | TCC_HIT[10] | TCC_MISS[10] | TCC_READ[10] | TCC_REQ[10] | TCC_HIT[11] | TCC_MISS[11] | TCC_READ[11] | TCC_REQ[11] | TCC_HIT[12] | TCC_MISS[12] | TCC_READ[12] | TCC_REQ[12] | TCC_HIT[13] | TCC_MISS[13] | TCC_READ[13] | TCC_REQ[13] | TCC_HIT[14] | TCC_MISS[14] | TCC_READ[14] | TCC_REQ[14] | TCC_HIT[15] | TCC_MISS[15] | TCC_READ[15] | TCC_REQ[15] | TCC_HIT[16] | TCC_MISS[16] | TCC_READ[16] | TCC_REQ[16] | TCC_HIT[17] | TCC_MISS[17] | TCC_READ[17] | TCC_REQ[17] | TCC_HIT[18] | TCC_MISS[18] | TCC_READ[18] | TCC_REQ[18] | TCC_HIT[19] | TCC_MISS[19] | TCC_READ[19] | TCC_REQ[19] | TCC_HIT[20] | TCC_MISS[20] | TCC_READ[20] | TCC_REQ[20] | TCC_HIT[21] | TCC_MISS[21] | TCC_READ[21] | TCC_REQ[21] | TCC_HIT[22] | TCC_MISS[22] | TCC_READ[22] | TCC_REQ[22] | TCC_HIT[23] | TCC_MISS[23] | TCC_READ[23] | TCC_REQ[23] | TCC_HIT[24] | TCC_MISS[24] | TCC_READ[24] | TCC_REQ[24] | TCC_HIT[25] | TCC_MISS[25] | TCC_READ[25] | TCC_REQ[25] | TCC_HIT[26] | TCC_MISS[26] | TCC_READ[26] | TCC_REQ[26] | TCC_HIT[27] | TCC_MISS[27] | TCC_READ[27] | TCC_REQ[27] | TCC_HIT[28] | TCC_MISS[28] | TCC_READ[28] | TCC_REQ[28] | TCC_HIT[29] | TCC_MISS[29] | TCC_READ[29] | TCC_REQ[29] | TCC_HIT[30] | TCC_MISS[30] | TCC_READ[30] | TCC_REQ[30] | TCC_HIT[31] | TCC_MISS[31] | TCC_READ[31] | TCC_REQ[31] | wave_size_3 | obj_3 | SQC_TC_DATA_WRITE_REQ | SQC_TC_DATA_ATOMIC_REQ | SQC_TC_STALL | SQC_TC_REQ | SQC_DCACHE_REQ_READ_16 | SQC_ICACHE_REQ | SQC_ICACHE_HITS | SQC_ICACHE_MISSES | wave_size_4 | obj_4 | SQ_INSTS_VALU_INT64 | SQ_INSTS_SMEM | SQ_INSTS_FLAT | SQ_INSTS_LDS | SQ_INSTS_GDS | SQ_INSTS_EXP_GDS | SQ_INSTS_BRANCH | SQ_INSTS_SENDMSG | TCP_TOTAL_ATOMIC_WITH_RET_sum | TCP_TOTAL_ATOMIC_WITHOUT_RET_sum | TCP_TOTAL_WRITEBACK_INVALIDATES_sum | TCP_TOTAL_CACHE_ACCESSES_sum | TA_BUFFER_COALESCED_READ_CYCLES_sum | TA_BUFFER_COALESCED_WRITE_CYCLES_sum | TD_COALESCABLE_WAVEFRONT_sum | SPI_RA_RES_STALL_CSN | SPI_RA_TMP_STALL_CSN | CPC_CPC_UTCL2IU_BUSY | CPC_CPC_UTCL2IU_IDLE | CPF_CMP_UTCL1_STALL_ON_TRANSLATION | TCC_READ_sum | TCC_WRITE_sum | TCC_ATOMIC_sum | TCC_WRITEBACK_sum | wave_size_5 | obj_5 | TCC_ATOMIC[0] | TCC_CYCLE[0] | TCC_EA_ATOMIC[0] | TCC_EA_ATOMIC_LEVEL[0] | TCC_ATOMIC[1] | TCC_CYCLE[1] | TCC_EA_ATOMIC[1] | TCC_EA_ATOMIC_LEVEL[1] | TCC_ATOMIC[2] | TCC_CYCLE[2] | TCC_EA_ATOMIC[2] | TCC_EA_ATOMIC_LEVEL[2] | TCC_ATOMIC[3] | TCC_CYCLE[3] | TCC_EA_ATOMIC[3] | TCC_EA_ATOMIC_LEVEL[3] | TCC_ATOMIC[4] | TCC_CYCLE[4] | TCC_EA_ATOMIC[4] | TCC_EA_ATOMIC_LEVEL[4] | TCC_ATOMIC[5] | TCC_CYCLE[5] | TCC_EA_ATOMIC[5] | TCC_EA_ATOMIC_LEVEL[5] | TCC_ATOMIC[6] | TCC_CYCLE[6] | TCC_EA_ATOMIC[6] | TCC_EA_ATOMIC_LEVEL[6] | TCC_ATOMIC[7] | TCC_CYCLE[7] | TCC_EA_ATOMIC[7] | TCC_EA_ATOMIC_LEVEL[7] | TCC_ATOMIC[8] | TCC_CYCLE[8] | TCC_EA_ATOMIC[8] | TCC_EA_ATOMIC_LEVEL[8] | TCC_ATOMIC[9] | TCC_CYCLE[9] | TCC_EA_ATOMIC[9] | TCC_EA_ATOMIC_LEVEL[9] | TCC_ATOMIC[10] | TCC_CYCLE[10] | TCC_EA_ATOMIC[10] | TCC_EA_ATOMIC_LEVEL[10] | TCC_ATOMIC[11] | TCC_CYCLE[11] | TCC_EA_ATOMIC[11] | TCC_EA_ATOMIC_LEVEL[11] | TCC_ATOMIC[12] | TCC_CYCLE[12] | TCC_EA_ATOMIC[12] | TCC_EA_ATOMIC_LEVEL[12] | TCC_ATOMIC[13] | TCC_CYCLE[13] | TCC_EA_ATOMIC[13] | TCC_EA_ATOMIC_LEVEL[13] | TCC_ATOMIC[14] | TCC_CYCLE[14] | TCC_EA_ATOMIC[14] | TCC_EA_ATOMIC_LEVEL[14] | TCC_ATOMIC[15] | TCC_CYCLE[15] | TCC_EA_ATOMIC[15] | TCC_EA_ATOMIC_LEVEL[15] | TCC_ATOMIC[16] | TCC_CYCLE[16] | TCC_EA_ATOMIC[16] | TCC_EA_ATOMIC_LEVEL[16] | TCC_ATOMIC[17] | TCC_CYCLE[17] | TCC_EA_ATOMIC[17] | TCC_EA_ATOMIC_LEVEL[17] | TCC_ATOMIC[18] | TCC_CYCLE[18] | TCC_EA_ATOMIC[18] | TCC_EA_ATOMIC_LEVEL[18] | TCC_ATOMIC[19] | TCC_CYCLE[19] | TCC_EA_ATOMIC[19] | TCC_EA_ATOMIC_LEVEL[19] | TCC_ATOMIC[20] | TCC_CYCLE[20] | TCC_EA_ATOMIC[20] | TCC_EA_ATOMIC_LEVEL[20] | TCC_ATOMIC[21] | TCC_CYCLE[21] | TCC_EA_ATOMIC[21] | TCC_EA_ATOMIC_LEVEL[21] | TCC_ATOMIC[22] | TCC_CYCLE[22] | TCC_EA_ATOMIC[22] | TCC_EA_ATOMIC_LEVEL[22] | TCC_ATOMIC[23] | TCC_CYCLE[23] | TCC_EA_ATOMIC[23] | TCC_EA_ATOMIC_LEVEL[23] | TCC_ATOMIC[24] | TCC_CYCLE[24] | TCC_EA_ATOMIC[24] | TCC_EA_ATOMIC_LEVEL[24] | TCC_ATOMIC[25] | TCC_CYCLE[25] | TCC_EA_ATOMIC[25] | TCC_EA_ATOMIC_LEVEL[25] | TCC_ATOMIC[26] | TCC_CYCLE[26] | TCC_EA_ATOMIC[26] | TCC_EA_ATOMIC_LEVEL[26] | TCC_ATOMIC[27] | TCC_CYCLE[27] | TCC_EA_ATOMIC[27] | TCC_EA_ATOMIC_LEVEL[27] | TCC_ATOMIC[28] | TCC_CYCLE[28] | TCC_EA_ATOMIC[28] | TCC_EA_ATOMIC_LEVEL[28] | TCC_ATOMIC[29] | TCC_CYCLE[29] | TCC_EA_ATOMIC[29] | TCC_EA_ATOMIC_LEVEL[29] | TCC_ATOMIC[30] | TCC_CYCLE[30] | TCC_EA_ATOMIC[30] | TCC_EA_ATOMIC_LEVEL[30] | TCC_ATOMIC[31] | TCC_CYCLE[31] | TCC_EA_ATOMIC[31] | TCC_EA_ATOMIC_LEVEL[31] | wave_size_6 | obj_6 | SQC_ICACHE_MISSES_DUPLICATE | SQC_DCACHE_INPUT_VALID_READYB | SQC_DCACHE_ATOMIC | SQC_DCACHE_REQ_READ_8 | SQC_DCACHE_REQ | SQC_DCACHE_HITS | SQC_DCACHE_MISSES | SQC_DCACHE_MISSES_DUPLICATE | wave_size_7 | obj_7 | TCC_EA_WRREQ_DRAM_CREDIT_STALL[0] | TCC_EA_WRREQ_GMI_CREDIT_STALL[0] | TCC_EA_WRREQ_IO_CREDIT_STALL[0] | TCC_EA_WRREQ_LEVEL[0] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[1] | TCC_EA_WRREQ_GMI_CREDIT_STALL[1] | TCC_EA_WRREQ_IO_CREDIT_STALL[1] | TCC_EA_WRREQ_LEVEL[1] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[2] | TCC_EA_WRREQ_GMI_CREDIT_STALL[2] | TCC_EA_WRREQ_IO_CREDIT_STALL[2] | TCC_EA_WRREQ_LEVEL[2] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[3] | TCC_EA_WRREQ_GMI_CREDIT_STALL[3] | TCC_EA_WRREQ_IO_CREDIT_STALL[3] | TCC_EA_WRREQ_LEVEL[3] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[4] | TCC_EA_WRREQ_GMI_CREDIT_STALL[4] | TCC_EA_WRREQ_IO_CREDIT_STALL[4] | TCC_EA_WRREQ_LEVEL[4] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[5] | TCC_EA_WRREQ_GMI_CREDIT_STALL[5] | TCC_EA_WRREQ_IO_CREDIT_STALL[5] | TCC_EA_WRREQ_LEVEL[5] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[6] | TCC_EA_WRREQ_GMI_CREDIT_STALL[6] | TCC_EA_WRREQ_IO_CREDIT_STALL[6] | TCC_EA_WRREQ_LEVEL[6] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[7] | TCC_EA_WRREQ_GMI_CREDIT_STALL[7] | TCC_EA_WRREQ_IO_CREDIT_STALL[7] | TCC_EA_WRREQ_LEVEL[7] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[8] | TCC_EA_WRREQ_GMI_CREDIT_STALL[8] | TCC_EA_WRREQ_IO_CREDIT_STALL[8] | TCC_EA_WRREQ_LEVEL[8] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[9] | TCC_EA_WRREQ_GMI_CREDIT_STALL[9] | TCC_EA_WRREQ_IO_CREDIT_STALL[9] | TCC_EA_WRREQ_LEVEL[9] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[10] | TCC_EA_WRREQ_GMI_CREDIT_STALL[10] | TCC_EA_WRREQ_IO_CREDIT_STALL[10] | TCC_EA_WRREQ_LEVEL[10] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[11] | TCC_EA_WRREQ_GMI_CREDIT_STALL[11] | TCC_EA_WRREQ_IO_CREDIT_STALL[11] | TCC_EA_WRREQ_LEVEL[11] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[12] | TCC_EA_WRREQ_GMI_CREDIT_STALL[12] | TCC_EA_WRREQ_IO_CREDIT_STALL[12] | TCC_EA_WRREQ_LEVEL[12] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[13] | TCC_EA_WRREQ_GMI_CREDIT_STALL[13] | TCC_EA_WRREQ_IO_CREDIT_STALL[13] | TCC_EA_WRREQ_LEVEL[13] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[14] | TCC_EA_WRREQ_GMI_CREDIT_STALL[14] | TCC_EA_WRREQ_IO_CREDIT_STALL[14] | TCC_EA_WRREQ_LEVEL[14] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[15] | TCC_EA_WRREQ_GMI_CREDIT_STALL[15] | TCC_EA_WRREQ_IO_CREDIT_STALL[15] | TCC_EA_WRREQ_LEVEL[15] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[16] | TCC_EA_WRREQ_GMI_CREDIT_STALL[16] | TCC_EA_WRREQ_IO_CREDIT_STALL[16] | TCC_EA_WRREQ_LEVEL[16] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[17] | TCC_EA_WRREQ_GMI_CREDIT_STALL[17] | TCC_EA_WRREQ_IO_CREDIT_STALL[17] | TCC_EA_WRREQ_LEVEL[17] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[18] | TCC_EA_WRREQ_GMI_CREDIT_STALL[18] | TCC_EA_WRREQ_IO_CREDIT_STALL[18] | TCC_EA_WRREQ_LEVEL[18] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[19] | TCC_EA_WRREQ_GMI_CREDIT_STALL[19] | TCC_EA_WRREQ_IO_CREDIT_STALL[19] | TCC_EA_WRREQ_LEVEL[19] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[20] | TCC_EA_WRREQ_GMI_CREDIT_STALL[20] | TCC_EA_WRREQ_IO_CREDIT_STALL[20] | TCC_EA_WRREQ_LEVEL[20] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[21] | TCC_EA_WRREQ_GMI_CREDIT_STALL[21] | TCC_EA_WRREQ_IO_CREDIT_STALL[21] | TCC_EA_WRREQ_LEVEL[21] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[22] | TCC_EA_WRREQ_GMI_CREDIT_STALL[22] | TCC_EA_WRREQ_IO_CREDIT_STALL[22] | TCC_EA_WRREQ_LEVEL[22] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[23] | TCC_EA_WRREQ_GMI_CREDIT_STALL[23] | TCC_EA_WRREQ_IO_CREDIT_STALL[23] | TCC_EA_WRREQ_LEVEL[23] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[24] | TCC_EA_WRREQ_GMI_CREDIT_STALL[24] | TCC_EA_WRREQ_IO_CREDIT_STALL[24] | TCC_EA_WRREQ_LEVEL[24] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[25] | TCC_EA_WRREQ_GMI_CREDIT_STALL[25] | TCC_EA_WRREQ_IO_CREDIT_STALL[25] | TCC_EA_WRREQ_LEVEL[25] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[26] | TCC_EA_WRREQ_GMI_CREDIT_STALL[26] | TCC_EA_WRREQ_IO_CREDIT_STALL[26] | TCC_EA_WRREQ_LEVEL[26] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[27] | TCC_EA_WRREQ_GMI_CREDIT_STALL[27] | TCC_EA_WRREQ_IO_CREDIT_STALL[27] | TCC_EA_WRREQ_LEVEL[27] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[28] | TCC_EA_WRREQ_GMI_CREDIT_STALL[28] | TCC_EA_WRREQ_IO_CREDIT_STALL[28] | TCC_EA_WRREQ_LEVEL[28] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[29] | TCC_EA_WRREQ_GMI_CREDIT_STALL[29] | TCC_EA_WRREQ_IO_CREDIT_STALL[29] | TCC_EA_WRREQ_LEVEL[29] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[30] | TCC_EA_WRREQ_GMI_CREDIT_STALL[30] | TCC_EA_WRREQ_IO_CREDIT_STALL[30] | TCC_EA_WRREQ_LEVEL[30] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[31] | TCC_EA_WRREQ_GMI_CREDIT_STALL[31] | TCC_EA_WRREQ_IO_CREDIT_STALL[31] | TCC_EA_WRREQ_LEVEL[31] | wave_size_8 | obj_8 | SQ_ACTIVE_INST_SCA | SQ_ACTIVE_INST_EXP_GDS | SQ_ACTIVE_INST_MISC | SQ_ACTIVE_INST_FLAT | SQ_INST_CYCLES_VMEM_WR | SQ_INST_CYCLES_VMEM_RD | SQ_INST_CYCLES_SMEM | SQ_INST_CYCLES_SALU | TCP_TCP_LATENCY_sum | TCP_TCC_READ_REQ_LATENCY_sum | TCP_TCC_WRITE_REQ_LATENCY_sum | TCP_TCC_READ_REQ_sum | TA_ADDR_STALLED_BY_TD_CYCLES_sum | TA_DATA_STALLED_BY_TC_CYCLES_sum | SPI_RA_SGPR_SIMD_FULL_CSN | SPI_RA_LDS_CU_FULL_CSN | CPC_ME1_DC0_SPI_BUSY | TCC_EA_WRREQ_STALL_sum | TCC_EA_RDREQ_sum | TCC_EA_RDREQ_32B_sum | TCC_EA_RD_UNCACHED_32B_sum | wave_size_9 | obj_9 | TCC_EA_RDREQ_IO_CREDIT_STALL[0] | TCC_EA_RDREQ_LEVEL[0] | TCC_EA_WRREQ[0] | TCC_EA_WRREQ_64B[0] | TCC_EA_RDREQ_IO_CREDIT_STALL[1] | TCC_EA_RDREQ_LEVEL[1] | TCC_EA_WRREQ[1] | TCC_EA_WRREQ_64B[1] | TCC_EA_RDREQ_IO_CREDIT_STALL[2] | TCC_EA_RDREQ_LEVEL[2] | TCC_EA_WRREQ[2] | TCC_EA_WRREQ_64B[2] | TCC_EA_RDREQ_IO_CREDIT_STALL[3] | TCC_EA_RDREQ_LEVEL[3] | TCC_EA_WRREQ[3] | TCC_EA_WRREQ_64B[3] | TCC_EA_RDREQ_IO_CREDIT_STALL[4] | TCC_EA_RDREQ_LEVEL[4] | TCC_EA_WRREQ[4] | TCC_EA_WRREQ_64B[4] | TCC_EA_RDREQ_IO_CREDIT_STALL[5] | TCC_EA_RDREQ_LEVEL[5] | TCC_EA_WRREQ[5] | TCC_EA_WRREQ_64B[5] | TCC_EA_RDREQ_IO_CREDIT_STALL[6] | TCC_EA_RDREQ_LEVEL[6] | TCC_EA_WRREQ[6] | TCC_EA_WRREQ_64B[6] | TCC_EA_RDREQ_IO_CREDIT_STALL[7] | TCC_EA_RDREQ_LEVEL[7] | TCC_EA_WRREQ[7] | TCC_EA_WRREQ_64B[7] | TCC_EA_RDREQ_IO_CREDIT_STALL[8] | TCC_EA_RDREQ_LEVEL[8] | TCC_EA_WRREQ[8] | TCC_EA_WRREQ_64B[8] | TCC_EA_RDREQ_IO_CREDIT_STALL[9] | TCC_EA_RDREQ_LEVEL[9] | TCC_EA_WRREQ[9] | TCC_EA_WRREQ_64B[9] | TCC_EA_RDREQ_IO_CREDIT_STALL[10] | TCC_EA_RDREQ_LEVEL[10] | TCC_EA_WRREQ[10] | TCC_EA_WRREQ_64B[10] | TCC_EA_RDREQ_IO_CREDIT_STALL[11] | TCC_EA_RDREQ_LEVEL[11] | TCC_EA_WRREQ[11] | TCC_EA_WRREQ_64B[11] | TCC_EA_RDREQ_IO_CREDIT_STALL[12] | TCC_EA_RDREQ_LEVEL[12] | TCC_EA_WRREQ[12] | TCC_EA_WRREQ_64B[12] | TCC_EA_RDREQ_IO_CREDIT_STALL[13] | TCC_EA_RDREQ_LEVEL[13] | TCC_EA_WRREQ[13] | TCC_EA_WRREQ_64B[13] | TCC_EA_RDREQ_IO_CREDIT_STALL[14] | TCC_EA_RDREQ_LEVEL[14] | TCC_EA_WRREQ[14] | TCC_EA_WRREQ_64B[14] | TCC_EA_RDREQ_IO_CREDIT_STALL[15] | TCC_EA_RDREQ_LEVEL[15] | TCC_EA_WRREQ[15] | TCC_EA_WRREQ_64B[15] | TCC_EA_RDREQ_IO_CREDIT_STALL[16] | TCC_EA_RDREQ_LEVEL[16] | TCC_EA_WRREQ[16] | TCC_EA_WRREQ_64B[16] | TCC_EA_RDREQ_IO_CREDIT_STALL[17] | TCC_EA_RDREQ_LEVEL[17] | TCC_EA_WRREQ[17] | TCC_EA_WRREQ_64B[17] | TCC_EA_RDREQ_IO_CREDIT_STALL[18] | TCC_EA_RDREQ_LEVEL[18] | TCC_EA_WRREQ[18] | TCC_EA_WRREQ_64B[18] | TCC_EA_RDREQ_IO_CREDIT_STALL[19] | TCC_EA_RDREQ_LEVEL[19] | TCC_EA_WRREQ[19] | TCC_EA_WRREQ_64B[19] | TCC_EA_RDREQ_IO_CREDIT_STALL[20] | TCC_EA_RDREQ_LEVEL[20] | TCC_EA_WRREQ[20] | TCC_EA_WRREQ_64B[20] | TCC_EA_RDREQ_IO_CREDIT_STALL[21] | TCC_EA_RDREQ_LEVEL[21] | TCC_EA_WRREQ[21] | TCC_EA_WRREQ_64B[21] | TCC_EA_RDREQ_IO_CREDIT_STALL[22] | TCC_EA_RDREQ_LEVEL[22] | TCC_EA_WRREQ[22] | TCC_EA_WRREQ_64B[22] | TCC_EA_RDREQ_IO_CREDIT_STALL[23] | TCC_EA_RDREQ_LEVEL[23] | TCC_EA_WRREQ[23] | TCC_EA_WRREQ_64B[23] | TCC_EA_RDREQ_IO_CREDIT_STALL[24] | TCC_EA_RDREQ_LEVEL[24] | TCC_EA_WRREQ[24] | TCC_EA_WRREQ_64B[24] | TCC_EA_RDREQ_IO_CREDIT_STALL[25] | TCC_EA_RDREQ_LEVEL[25] | TCC_EA_WRREQ[25] | TCC_EA_WRREQ_64B[25] | TCC_EA_RDREQ_IO_CREDIT_STALL[26] | TCC_EA_RDREQ_LEVEL[26] | TCC_EA_WRREQ[26] | TCC_EA_WRREQ_64B[26] | TCC_EA_RDREQ_IO_CREDIT_STALL[27] | TCC_EA_RDREQ_LEVEL[27] | TCC_EA_WRREQ[27] | TCC_EA_WRREQ_64B[27] | TCC_EA_RDREQ_IO_CREDIT_STALL[28] | TCC_EA_RDREQ_LEVEL[28] | TCC_EA_WRREQ[28] | TCC_EA_WRREQ_64B[28] | TCC_EA_RDREQ_IO_CREDIT_STALL[29] | TCC_EA_RDREQ_LEVEL[29] | TCC_EA_WRREQ[29] | TCC_EA_WRREQ_64B[29] | TCC_EA_RDREQ_IO_CREDIT_STALL[30] | TCC_EA_RDREQ_LEVEL[30] | TCC_EA_WRREQ[30] | TCC_EA_WRREQ_64B[30] | TCC_EA_RDREQ_IO_CREDIT_STALL[31] | TCC_EA_RDREQ_LEVEL[31] | TCC_EA_WRREQ[31] | TCC_EA_WRREQ_64B[31] | wave_size_10 | obj_10 | SQC_DCACHE_REQ_READ_1 | SQC_DCACHE_REQ_READ_2 | SQC_DCACHE_REQ_READ_4 | wave_size_11 | obj_11 | SQ_INSTS_SMEM_NORM | SQ_INSTS_MFMA | SQ_INSTS_VALU_MFMA_I8 | SQ_INSTS_VALU_MFMA_F16 | SQ_INSTS_VALU_MFMA_BF16 | SQ_INSTS_VALU_MFMA_F32 | SQ_INSTS_VALU_MFMA_F64 | SQ_VALU_MFMA_BUSY_CYCLES | TCP_TCC_UC_ATOMIC_REQ_sum | TCP_TCC_CC_READ_REQ_sum | TCP_TCC_CC_WRITE_REQ_sum | TCP_TCC_CC_ATOMIC_REQ_sum | SPI_VWC_CSC_WR | SPI_RA_BULKY_CU_FULL_CSN | TCC_EA_RDREQ_LEVEL_sum | TCC_EA_WRREQ_LEVEL_sum | TCC_EA_ATOMIC_LEVEL_sum | wave_size_12 | obj_12 | SQ_CYCLES | SQ_BUSY_CYCLES | SQ_WAVES | SQ_INSTS_VALU_CVT | SQ_INSTS_VMEM_WR | SQ_INSTS_VMEM_RD | SQ_INSTS_VMEM | SQ_INSTS_SALU | GRBM_COUNT | GRBM_GUI_ACTIVE | TCP_GATE_EN1_sum | TCP_GATE_EN2_sum | TCP_TD_TCP_STALL_CYCLES_sum | TCP_TCR_TCP_STALL_CYCLES_sum | TA_TA_BUSY_sum | TA_BUFFER_WAVEFRONTS_sum | TD_TD_BUSY_sum | TD_TC_STALL_sum | SPI_CSN_WINDOW_VALID | SPI_CSN_BUSY | CPC_CPC_STAT_BUSY | CPC_CPC_STAT_IDLE | CPF_CPF_STAT_BUSY | CPF_CPF_STAT_STALL | TCC_CYCLE_sum | TCC_BUSY_sum | TCC_PROBE_sum | TCC_PROBE_ALL_sum | wave_size_13 | obj_13 | SQ_INSTS_VSKIPPED | SQ_INSTS | SQ_INSTS_VALU | SQ_INSTS_VALU_ADD_F16 | SQ_INSTS_VALU_MUL_F16 | SQ_INSTS_VALU_FMA_F16 | SQ_INSTS_VALU_TRANS_F16 | SQ_INSTS_VALU_ADD_F32 | GRBM_SPI_BUSY | TCP_READ_TAGCONFLICT_STALL_CYCLES_sum | TCP_WRITE_TAGCONFLICT_STALL_CYCLES_sum | TCP_ATOMIC_TAGCONFLICT_STALL_CYCLES_sum | TCP_TA_TCP_STATE_READ_sum | TA_BUFFER_READ_WAVEFRONTS_sum | TA_BUFFER_WRITE_WAVEFRONTS_sum | TD_SPI_STALL_sum | TD_LOAD_WAVEFRONT_sum | SPI_CSN_NUM_THREADGROUPS | SPI_CSN_WAVE | CPC_CPC_TCIU_BUSY | CPC_CPC_TCIU_IDLE | CPF_CPF_TCIU_BUSY | CPF_CPF_TCIU_STALL | TCC_NC_REQ_sum | TCC_UC_REQ_sum | TCC_CC_REQ_sum | TCC_RW_REQ_sum | wave_size_14 | obj_14 | SQ_WAVES_LT_32 | SQ_WAVES_LT_16 | SQ_ITEMS | SQ_LDS_MEM_VIOLATIONS | SQ_LDS_ATOMIC_RETURN | SQ_LDS_IDX_ACTIVE | SQ_WAVES_RESTORED | SQ_WAVES_SAVED | TCP_TCC_NC_WRITE_REQ_sum | TCP_TCC_NC_ATOMIC_REQ_sum | TCP_TCC_UC_READ_REQ_sum | TCP_TCC_UC_WRITE_REQ_sum | TA_FLAT_WRITE_WAVEFRONTS_sum | TA_FLAT_ATOMIC_WAVEFRONTS_sum | SPI_RA_WVLIM_STALL_CSN | SPI_SWC_CSC_WR | TCC_NORMAL_EVICT_sum | TCC_ALL_TC_OP_INV_EVICT_sum | TCC_TOO_MANY_EA_WRREQS_STALL_sum | TCC_EA_ATOMIC_sum | wave_size_15 | obj_15 | TCC_RW_REQ[0] | TCC_TOO_MANY_EA_WRREQS_STALL[0] | TCC_WRITE[0] | TCC_RW_REQ[1] | TCC_TOO_MANY_EA_WRREQS_STALL[1] | TCC_WRITE[1] | TCC_RW_REQ[2] | TCC_TOO_MANY_EA_WRREQS_STALL[2] | TCC_WRITE[2] | TCC_RW_REQ[3] | TCC_TOO_MANY_EA_WRREQS_STALL[3] | TCC_WRITE[3] | TCC_RW_REQ[4] | TCC_TOO_MANY_EA_WRREQS_STALL[4] | TCC_WRITE[4] | TCC_RW_REQ[5] | TCC_TOO_MANY_EA_WRREQS_STALL[5] | TCC_WRITE[5] | TCC_RW_REQ[6] | TCC_TOO_MANY_EA_WRREQS_STALL[6] | TCC_WRITE[6] | TCC_RW_REQ[7] | TCC_TOO_MANY_EA_WRREQS_STALL[7] | TCC_WRITE[7] | TCC_RW_REQ[8] | TCC_TOO_MANY_EA_WRREQS_STALL[8] | TCC_WRITE[8] | TCC_RW_REQ[9] | TCC_TOO_MANY_EA_WRREQS_STALL[9] | TCC_WRITE[9] | TCC_RW_REQ[10] | TCC_TOO_MANY_EA_WRREQS_STALL[10] | TCC_WRITE[10] | TCC_RW_REQ[11] | TCC_TOO_MANY_EA_WRREQS_STALL[11] | TCC_WRITE[11] | TCC_RW_REQ[12] | TCC_TOO_MANY_EA_WRREQS_STALL[12] | TCC_WRITE[12] | TCC_RW_REQ[13] | TCC_TOO_MANY_EA_WRREQS_STALL[13] | TCC_WRITE[13] | TCC_RW_REQ[14] | TCC_TOO_MANY_EA_WRREQS_STALL[14] | TCC_WRITE[14] | TCC_RW_REQ[15] | TCC_TOO_MANY_EA_WRREQS_STALL[15] | TCC_WRITE[15] | TCC_RW_REQ[16] | TCC_TOO_MANY_EA_WRREQS_STALL[16] | TCC_WRITE[16] | TCC_RW_REQ[17] | TCC_TOO_MANY_EA_WRREQS_STALL[17] | TCC_WRITE[17] | TCC_RW_REQ[18] | TCC_TOO_MANY_EA_WRREQS_STALL[18] | TCC_WRITE[18] | TCC_RW_REQ[19] | TCC_TOO_MANY_EA_WRREQS_STALL[19] | TCC_WRITE[19] | TCC_RW_REQ[20] | TCC_TOO_MANY_EA_WRREQS_STALL[20] | TCC_WRITE[20] | TCC_RW_REQ[21] | TCC_TOO_MANY_EA_WRREQS_STALL[21] | TCC_WRITE[21] | TCC_RW_REQ[22] | TCC_TOO_MANY_EA_WRREQS_STALL[22] | TCC_WRITE[22] | TCC_RW_REQ[23] | TCC_TOO_MANY_EA_WRREQS_STALL[23] | TCC_WRITE[23] | TCC_RW_REQ[24] | TCC_TOO_MANY_EA_WRREQS_STALL[24] | TCC_WRITE[24] | TCC_RW_REQ[25] | TCC_TOO_MANY_EA_WRREQS_STALL[25] | TCC_WRITE[25] | TCC_RW_REQ[26] | TCC_TOO_MANY_EA_WRREQS_STALL[26] | TCC_WRITE[26] | TCC_RW_REQ[27] | TCC_TOO_MANY_EA_WRREQS_STALL[27] | TCC_WRITE[27] | TCC_RW_REQ[28] | TCC_TOO_MANY_EA_WRREQS_STALL[28] | TCC_WRITE[28] | TCC_RW_REQ[29] | TCC_TOO_MANY_EA_WRREQS_STALL[29] | TCC_WRITE[29] | TCC_RW_REQ[30] | TCC_TOO_MANY_EA_WRREQS_STALL[30] | TCC_WRITE[30] | TCC_RW_REQ[31] | TCC_TOO_MANY_EA_WRREQS_STALL[31] | TCC_WRITE[31] | wave_size_16 | obj_16 | SQ_INSTS_FLAT_LDS_ONLY | SQ_INSTS_VALU_MFMA_MOPS_I8 | SQ_INSTS_VALU_MFMA_MOPS_F16 | SQ_INSTS_VALU_MFMA_MOPS_BF16 | SQ_INSTS_VALU_MFMA_MOPS_F32 | SQ_INSTS_VALU_MFMA_MOPS_F64 | SQC_TC_INST_REQ | SQC_TC_DATA_READ_REQ | TCP_TCC_RW_READ_REQ_sum | TCP_TCC_RW_WRITE_REQ_sum | TCP_TCC_RW_ATOMIC_REQ_sum | TCP_PENDING_STALL_CYCLES_sum | wave_size_17 | obj_17 | SQ_WAVE_CYCLES | SQ_WAIT_ANY | SQ_WAIT_INST_ANY | SQ_ACTIVE_INST_ANY | SQ_BUSY_CU_CYCLES | SQ_ACTIVE_INST_VMEM | SQ_ACTIVE_INST_LDS | SQ_ACTIVE_INST_VALU | TCP_UTCL1_TRANSLATION_MISS_sum | TCP_UTCL1_TRANSLATION_HIT_sum | TCP_UTCL1_PERMISSION_MISS_sum | TCP_UTCL1_REQUEST_sum | TA_ADDR_STALLED_BY_TC_CYCLES_sum | TA_TOTAL_WAVEFRONTS_sum | SPI_RA_WAVE_SIMD_FULL_CSN | SPI_RA_VGPR_SIMD_FULL_CSN | CPC_CPC_UTCL2IU_STALL | CPC_ME1_BUSY_FOR_PACKET_DECODE | TCC_EA_WRREQ_sum | TCC_EA_WRREQ_64B_sum | TCC_EA_WR_UNCACHED_32B_sum | TCC_EA_WRREQ_DRAM_sum | wave_size_18 | obj_18 | SQ_THREAD_CYCLES_VALU | SQ_IFETCH | SQ_LDS_BANK_CONFLICT | SQ_LDS_ADDR_CONFLICT | SQ_LDS_UNALIGNED_STALL | SQ_WAVES_EQ_64 | SQ_WAVES_LT_64 | SQ_WAVES_LT_48 | TCP_TCC_WRITE_REQ_sum | TCP_TCC_ATOMIC_WITH_RET_REQ_sum | TCP_TCC_ATOMIC_WITHOUT_RET_REQ_sum | TCP_TCC_NC_READ_REQ_sum | TA_FLAT_WAVEFRONTS_sum | TA_FLAT_READ_WAVEFRONTS_sum | SPI_RA_BAR_CU_FULL_CSN | SPI_RA_TGLIM_CU_FULL_CSN | TCC_EA_RDREQ_DRAM_sum | TCC_TAG_STALL_sum | TCC_NORMAL_WRITEBACK_sum | TCC_ALL_TC_OP_WB_WRITEBACK_sum | Start_Timestamp | End_Timestamp |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 2 | 0 | vecCopy(double*, double*, double*, int, int) | 2 | 1048576 | 256 | 0 | 0 | 8 | 0 | 16 | 64 | 0x7fb4a0edcec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 114688 | 2097152.0 | 2097152.0 | 1048576.0 | 1048576.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 11646 | 19146 | 8298 | 545 | 0 | 26572 | 204498.0 | 0.0 | 73418.0 | 131080.0 | 64 | 0x7eff96e3cec0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 22 | 0 | 4097 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4097 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4097 | 0 | 0 | 0 | 4096 | 0 | 45 | 0 | 4096 | 0 | 3 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4099 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 171 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4097 | 0 | 0 | 0 | 64 | 0x7f0162004ec0 | 2320 | 4096 | 2320 | 6416 | 2345 | 4096 | 2345 | 6441 | 2272 | 4096 | 2272 | 6368 | 2294 | 4096 | 2294 | 6390 | 2309 | 4096 | 2309 | 6405 | 2287 | 4096 | 2287 | 6383 | 2264 | 4096 | 2264 | 6360 | 2315 | 4096 | 2315 | 6411 | 2320 | 4096 | 2320 | 6416 | 2322 | 4096 | 2322 | 6418 | 2349 | 4096 | 2349 | 6445 | 2326 | 4097 | 2327 | 6423 | 2291 | 4096 | 2291 | 6387 | 2309 | 4096 | 2309 | 6405 | 2288 | 4099 | 2291 | 6387 | 2266 | 4096 | 2266 | 6362 | 2322 | 4096 | 2322 | 6418 | 2254 | 4096 | 2254 | 6350 | 2305 | 4097 | 2306 | 6402 | 2298 | 4096 | 2298 | 6394 | 2258 | 4096 | 2258 | 6354 | 2300 | 4096 | 2300 | 6396 | 2282 | 4096 | 2282 | 6378 | 2450 | 4098 | 2452 | 6548 | 2284 | 4100 | 2288 | 6384 | 2322 | 4096 | 2322 | 6418 | 2253 | 4096 | 2253 | 6349 | 2309 | 4096 | 2309 | 6405 | 2300 | 4096 | 2300 | 6396 | 2258 | 4096 | 2258 | 6354 | 2304 | 4096 | 2304 | 6400 | 2281 | 4096 | 2281 | 6377 | 64 | 0x7fb16d318ec0 | 0 | 0 | 0 | 224 | 0 | 65536 | 64202 | 56 | 64 | 0x7fcabad68ec0 | 0 | 65536 | 32768 | 0 | 0 | 0 | 16384 | 16384 | 0.0 | 0.0 | 0.0 | 524288.0 | 0.0 | 0.0 | 0.0 | 10669 | 0 | 814 | 28255 | 0 | 73286.0 | 131072.0 | 0.0 | 65568.0 | 64 | 0x7fac465a8ec0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 0 | 27952 | 0 | 0 | 64 | 0x7f36fb5d0ec0 | 1287 | 116534 | 0 | 0 | 65536 | 63800 | 56 | 1680 | 64 | 0x7f3fef764ec0 | 0 | 0 | 0 | 968773 | 0 | 0 | 0 | 1046379 | 0 | 0 | 0 | 931859 | 0 | 0 | 0 | 1088169 | 0 | 0 | 0 | 1036146 | 0 | 0 | 0 | 1100520 | 0 | 0 | 0 | 1111087 | 0 | 0 | 0 | 1180116 | 0 | 0 | 0 | 1066428 | 0 | 0 | 0 | 1068040 | 0 | 0 | 0 | 1037208 | 0 | 0 | 0 | 1045516 | 0 | 0 | 0 | 1073318 | 0 | 0 | 0 | 1056088 | 0 | 0 | 0 | 1061344 | 0 | 0 | 0 | 1146401 | 0 | 0 | 0 | 1034076 | 0 | 0 | 0 | 1181387 | 0 | 0 | 0 | 1030210 | 0 | 0 | 0 | 1133433 | 0 | 0 | 0 | 1040324 | 0 | 0 | 0 | 1142502 | 0 | 0 | 0 | 1128877 | 0 | 0 | 0 | 1205328 | 0 | 0 | 0 | 1024096 | 0 | 0 | 0 | 1048953 | 0 | 0 | 0 | 1181364 | 0 | 0 | 0 | 1202599 | 0 | 0 | 0 | 1082919 | 0 | 0 | 0 | 1036674 | 0 | 0 | 0 | 1001608 | 0 | 0 | 0 | 1090962 | 64 | 0x7f9ffe368ec0 | 114688 | 0 | 32768 | 32768 | 16384 | 16384 | 65536 | 49152 | 28118176.0 | 88521205.0 | 38473704.0 | 131072.0 | 0.0 | 196049.0 | 0 | 0 | 14850 | 118.0 | 131079.0 | 0.0 | 6.0 | 64 | 0x7f5708c48ec0 | 0 | 1166932 | 4096 | 4096 | 0 | 1395985 | 4096 | 4096 | 0 | 1025976 | 4096 | 4096 | 0 | 1255026 | 4096 | 4096 | 0 | 1302678 | 4096 | 4096 | 0 | 1581533 | 4096 | 4096 | 0 | 1143995 | 4096 | 4096 | 0 | 1242918 | 4096 | 4096 | 0 | 1119435 | 4096 | 4096 | 0 | 1248616 | 4096 | 4096 | 0 | 1370894 | 4096 | 4096 | 0 | 1105956 | 4096 | 4096 | 0 | 1249602 | 4096 | 4096 | 0 | 1170709 | 4096 | 4096 | 0 | 1237850 | 4096 | 4096 | 0 | 1132896 | 4096 | 4096 | 0 | 1104076 | 4096 | 4096 | 0 | 1245774 | 4096 | 4096 | 0 | 1127630 | 4096 | 4096 | 0 | 1353599 | 4096 | 4096 | 0 | 1283692 | 4096 | 4096 | 0 | 1288768 | 4096 | 4096 | 0 | 1253996 | 4096 | 4096 | 0 | 1391761 | 4096 | 4096 | 0 | 1557423 | 4096 | 4096 | 0 | 1161668 | 4096 | 4096 | 0 | 1128015 | 4096 | 4096 | 0 | 1428921 | 4096 | 4096 | 0 | 1179511 | 4096 | 4096 | 0 | 1281523 | 4096 | 4096 | 0 | 1205520 | 4096 | 4096 | 0 | 1386321 | 4096 | 4096 | 64 | 0x7f8089254ec0 | 32768 | 32768 | 0 | 64 | 0x7f2f67c48ec0 | 131072 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384 | 0 | 41170710.0 | 34395870.0 | 0.0 | 64 | 0x7f9f3d44cec0 | 239328 | 136518 | 16384 | 0 | 16384 | 16384 | 32768 | 49152 | 29915 | 29915 | 2052445.0 | 1417612.0 | 3362.0 | 165528.0 | 1117569.0 | 0.0 | 1409937.0 | 1111787.0 | 237617 | 144656 | 29915 | 0 | 29915 | 0 | 957280.0 | 500995.0 | 0.0 | 0.0 | 64 | 0x7f6ee9174ec0 | 0 | 393216 | 163840 | 0 | 0 | 0 | 0 | 0 | 17406 | 0.0 | 0.0 | 0.0 | 32768.0 | 0.0 | 0.0 | 431.0 | 32768.0 | 4096 | 16384 | 352 | 27738 | 2024 | 0 | 56.0 | 6.0 | 0.0 | 204310.0 | 64 | 0x7fef1254cec0 | 0 | 0 | 1048576 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 0.0 | 0 | 32768 | 65551.0 | 0.0 | 0.0 | 0.0 | 64 | 0x7f52ec2c0ec0 | 6379 | 0 | 4096 | 6372 | 0 | 4096 | 6371 | 0 | 4096 | 6406 | 0 | 4096 | 6332 | 0 | 4096 | 6420 | 0 | 4096 | 6348 | 0 | 4096 | 6363 | 0 | 4096 | 6366 | 0 | 4096 | 6384 | 0 | 4096 | 6377 | 0 | 4096 | 6370 | 0 | 4096 | 6407 | 0 | 4096 | 6338 | 0 | 4096 | 6423 | 0 | 4096 | 6349 | 0 | 4096 | 6370 | 0 | 4096 | 6372 | 0 | 4096 | 6359 | 0 | 4096 | 6405 | 0 | 4096 | 6374 | 0 | 4096 | 6378 | 0 | 4096 | 6359 | 0 | 4096 | 6560 | 0 | 4096 | 6392 | 0 | 4096 | 6378 | 0 | 4096 | 6375 | 0 | 4096 | 6361 | 0 | 4096 | 6406 | 0 | 4096 | 6373 | 0 | 4096 | 6379 | 0 | 4096 | 6366 | 0 | 4096 | 64 | 0x7f6882364ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 168 | 56 | 131072.0 | 131072.0 | 0.0 | 973539.0 | 64 | 0x7fd881b0cec0 | 11205498 | 10059337 | 802097 | 344064 | 1675022 | 0 | 0 | 163840 | 832.0 | 515136.0 | 0.0 | 524288.0 | 341376.0 | 32768.0 | 516908 | 0 | 0 | 11466 | 131072.0 | 131072.0 | 0.0 | 131072.0 | 64 | 0x7fc179a3cec0 | 10485760 | 65536 | 0 | 0 | 0 | 16384 | 0 | 0 | 131072.0 | 0.0 | 0.0 | 0.0 | 32768.0 | 16384.0 | 0 | 0 | 131082.0 | 34316.0 | 46130.0 | 19406.0 | 201235827806132 | 201235827826452 |
| 3 | 1 | vecCopy(double*, double*, double*, int, int) | 2 | 1048576 | 256 | 0 | 0 | 8 | 0 | 16 | 64 | 0x7fb4a0edcec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 114688 | 2097152.0 | 2097152.0 | 1048576.0 | 1048576.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 28647 | 25773 | 9780 | 2869 | 0 | 38710 | 200276.0 | 0.0 | 69192.0 | 131084.0 | 64 | 0x7eff96e3cec0 | 4096 | 0 | 2002 | 0 | 4096 | 0 | 669 | 0 | 4096 | 0 | 276 | 0 | 4096 | 0 | 2494 | 0 | 4097 | 0 | 358 | 0 | 4096 | 0 | 1762 | 0 | 4096 | 0 | 1117 | 0 | 4096 | 0 | 1084 | 0 | 4096 | 0 | 305 | 0 | 4096 | 0 | 991 | 0 | 4096 | 0 | 1264 | 0 | 4096 | 0 | 504 | 0 | 4096 | 0 | 376 | 0 | 4097 | 0 | 594 | 0 | 4096 | 0 | 250 | 0 | 4096 | 0 | 1054 | 0 | 4096 | 0 | 422 | 0 | 4096 | 0 | 746 | 0 | 4098 | 0 | 770 | 0 | 4098 | 0 | 587 | 0 | 4096 | 0 | 624 | 0 | 4096 | 0 | 606 | 0 | 4096 | 0 | 414 | 0 | 4096 | 0 | 1195 | 0 | 4096 | 0 | 389 | 0 | 4096 | 0 | 1706 | 0 | 4096 | 0 | 194 | 0 | 4096 | 0 | 432 | 0 | 4096 | 0 | 538 | 0 | 4096 | 0 | 485 | 0 | 4097 | 0 | 82 | 0 | 4097 | 0 | 340 | 0 | 64 | 0x7f0162004ec0 | 2162 | 4096 | 2162 | 6258 | 2177 | 4096 | 2177 | 6273 | 2136 | 4096 | 2136 | 6232 | 2161 | 4096 | 2161 | 6257 | 2166 | 4096 | 2166 | 6262 | 2166 | 4096 | 2166 | 6262 | 2151 | 4096 | 2151 | 6247 | 2180 | 4096 | 2180 | 6276 | 2182 | 4096 | 2182 | 6278 | 2161 | 4096 | 2161 | 6257 | 2185 | 4096 | 2185 | 6281 | 2191 | 4098 | 2193 | 6289 | 2159 | 4096 | 2159 | 6255 | 2167 | 4096 | 2167 | 6263 | 2166 | 4098 | 2168 | 6264 | 2147 | 4096 | 2147 | 6243 | 2142 | 4096 | 2142 | 6238 | 2166 | 4096 | 2166 | 6262 | 2174 | 4097 | 2175 | 6271 | 2158 | 4096 | 2158 | 6254 | 2164 | 4096 | 2164 | 6260 | 2171 | 4096 | 2171 | 6267 | 2160 | 4096 | 2160 | 6256 | 2168 | 4096 | 2168 | 6264 | 2170 | 4100 | 2174 | 6270 | 2142 | 4096 | 2142 | 6238 | 2168 | 4096 | 2168 | 6264 | 2182 | 4097 | 2183 | 6279 | 2159 | 4096 | 2159 | 6255 | 2170 | 4098 | 2172 | 6268 | 2173 | 4096 | 2173 | 6269 | 2162 | 4096 | 2162 | 6258 | 64 | 0x7fb16d318ec0 | 0 | 0 | 0 | 56 | 0 | 65536 | 65536 | 0 | 64 | 0x7fcabad68ec0 | 0 | 65536 | 32768 | 0 | 0 | 0 | 16384 | 16384 | 0.0 | 0.0 | 0.0 | 524288.0 | 0.0 | 0.0 | 0.0 | 21647 | 0 | 2589 | 38939 | 0 | 69469.0 | 131072.0 | 0.0 | 45585.0 | 64 | 0x7fac465a8ec0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 0 | 41623 | 0 | 0 | 64 | 0x7f36fb5d0ec0 | 0 | 182515 | 0 | 0 | 65536 | 63800 | 56 | 1680 | 64 | 0x7f3fef764ec0 | 0 | 0 | 0 | 1660122 | 573 | 0 | 0 | 2449079 | 0 | 0 | 0 | 1488363 | 9 | 0 | 0 | 1994224 | 108 | 0 | 0 | 2035613 | 161 | 0 | 0 | 2020162 | 354 | 0 | 0 | 1748750 | 158 | 0 | 0 | 1884247 | 0 | 0 | 0 | 1581844 | 0 | 0 | 0 | 1638587 | 0 | 0 | 0 | 1810117 | 0 | 0 | 0 | 1643714 | 142 | 0 | 0 | 1833208 | 131 | 0 | 0 | 2098519 | 130 | 0 | 0 | 2005959 | 246 | 0 | 0 | 1631836 | 0 | 0 | 0 | 1376071 | 0 | 0 | 0 | 1792830 | 221 | 0 | 0 | 1868278 | 496 | 0 | 0 | 2009394 | 0 | 0 | 0 | 1891337 | 558 | 0 | 0 | 2183458 | 55 | 0 | 0 | 1739207 | 32 | 0 | 0 | 2069047 | 0 | 0 | 0 | 1517524 | 0 | 0 | 0 | 1515978 | 0 | 0 | 0 | 1574496 | 0 | 0 | 0 | 1626672 | 0 | 0 | 0 | 1785863 | 0 | 0 | 0 | 1767504 | 578 | 0 | 0 | 2013700 | 0 | 0 | 0 | 1859679 | 64 | 0x7f9ffe368ec0 | 114688 | 0 | 32768 | 32768 | 16384 | 16384 | 65536 | 49152 | 58397920.0 | 193362197.0 | 45260427.0 | 131072.0 | 0.0 | 546544.0 | 0 | 0 | 24891 | 779.0 | 131080.0 | 0.0 | 14.0 | 64 | 0x7f5708c48ec0 | 0 | 4329966 | 2848 | 2848 | 0 | 4247951 | 2872 | 2872 | 0 | 3472990 | 2830 | 2830 | 0 | 4219262 | 2852 | 2852 | 0 | 3926380 | 2880 | 2880 | 0 | 3719899 | 2820 | 2820 | 0 | 3253574 | 2860 | 2860 | 0 | 4278446 | 2832 | 2832 | 0 | 4279566 | 2824 | 2824 | 0 | 3475039 | 2864 | 2864 | 0 | 3514198 | 2872 | 2872 | 0 | 3615281 | 2830 | 2830 | 0 | 3419570 | 2848 | 2848 | 0 | 3366545 | 2880 | 2880 | 0 | 3281020 | 2820 | 2820 | 0 | 3499537 | 2864 | 2864 | 0 | 3359148 | 2832 | 2832 | 0 | 4377177 | 2852 | 2852 | 0 | 3674939 | 2868 | 2868 | 0 | 4300609 | 2860 | 2860 | 0 | 4336756 | 2816 | 2816 | 0 | 4236263 | 2866 | 2866 | 0 | 3424635 | 2792 | 2792 | 0 | 3744931 | 2816 | 2816 | 0 | 3154486 | 2820 | 2820 | 0 | 3400763 | 2832 | 2832 | 0 | 3521101 | 2842 | 2842 | 0 | 3742326 | 2868 | 2868 | 0 | 3969013 | 2856 | 2856 | 0 | 3433936 | 2820 | 2820 | 0 | 3542462 | 2864 | 2864 | 0 | 3822272 | 2796 | 2796 | 64 | 0x7f8089254ec0 | 32768 | 32768 | 0 | 64 | 0x7f2f67c48ec0 | 131072 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384 | 0 | 124608928.0 | 63942657.0 | 0.0 | 64 | 0x7f9f3d44cec0 | 326288 | 218374 | 16384 | 0 | 16384 | 16384 | 32768 | 49152 | 40785 | 40785 | 3112096.0 | 2427093.0 | 4536.0 | 328742.0 | 1669080.0 | 0.0 | 2415427.0 | 2106949.0 | 326280 | 226999 | 40785 | 0 | 40785 | 0 | 1305120.0 | 768752.0 | 0.0 | 0.0 | 64 | 0x7f6ee9174ec0 | 0 | 393216 | 163840 | 0 | 0 | 0 | 0 | 0 | 29614 | 0.0 | 0.0 | 0.0 | 32768.0 | 0.0 | 0.0 | 208.0 | 32768.0 | 4096 | 16384 | 302 | 40788 | 2108 | 0 | 56.0 | 10.0 | 0.0 | 200851.0 | 64 | 0x7fef1254cec0 | 0 | 0 | 1048576 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 0.0 | 0 | 32768 | 65550.0 | 0.0 | 0.0 | 0.0 | 64 | 0x7f52ec2c0ec0 | 6256 | 0 | 4096 | 6302 | 0 | 4096 | 6273 | 0 | 4096 | 6285 | 0 | 4096 | 6256 | 0 | 4096 | 6249 | 0 | 4096 | 6271 | 0 | 4096 | 6239 | 0 | 4096 | 6245 | 0 | 4096 | 6253 | 0 | 4096 | 6311 | 0 | 4096 | 6270 | 0 | 4096 | 6285 | 0 | 4096 | 6260 | 0 | 4096 | 6245 | 0 | 4096 | 6269 | 0 | 4096 | 6235 | 0 | 4096 | 6272 | 0 | 4096 | 6279 | 0 | 4096 | 6252 | 0 | 4096 | 6265 | 0 | 4096 | 6295 | 0 | 4096 | 6262 | 0 | 4096 | 6261 | 0 | 4096 | 6264 | 0 | 4096 | 6234 | 0 | 4096 | 6273 | 0 | 4096 | 6280 | 0 | 4096 | 6255 | 0 | 4096 | 6268 | 0 | 4096 | 6293 | 0 | 4096 | 6258 | 0 | 4096 | 64 | 0x7f6882364ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 56 | 131072.0 | 131072.0 | 0.0 | 2024050.0 | 64 | 0x7fd881b0cec0 | 18487458 | 17752805 | 390589 | 344064 | 2664681 | 0 | 0 | 163840 | 0.0 | 524288.0 | 0.0 | 524288.0 | 474859.0 | 32768.0 | 851710 | 0 | 0 | 11774 | 90906.0 | 90906.0 | 0.0 | 90906.0 | 64 | 0x7fc179a3cec0 | 10485760 | 65536 | 0 | 0 | 0 | 16384 | 0 | 0 | 131072.0 | 0.0 | 0.0 | 0.0 | 32768.0 | 16384.0 | 0 | 0 | 131081.0 | 98996.0 | 45724.0 | 0.0 | 201235827928052 | 201235827944532 |
| 4 | 2 | vecCopy(double*, double*, double*, int, int) | 2 | 1048576 | 256 | 0 | 0 | 8 | 0 | 16 | 64 | 0x7fb4a0edcec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 114688 | 2097152.0 | 2097152.0 | 1048576.0 | 1048576.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 28105 | 26731 | 9813 | 2874 | 0 | 38408 | 200649.0 | 0.0 | 69566.0 | 131083.0 | 64 | 0x7eff96e3cec0 | 4096 | 0 | 2613 | 0 | 4096 | 0 | 198 | 0 | 4096 | 0 | 793 | 0 | 4096 | 0 | 1360 | 0 | 4097 | 0 | 203 | 0 | 4096 | 0 | 7 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 221 | 0 | 4096 | 0 | 57 | 0 | 4096 | 0 | 56 | 0 | 4096 | 0 | 1 | 0 | 4096 | 0 | 2 | 0 | 4096 | 0 | 222 | 0 | 4097 | 0 | 45 | 0 | 4096 | 0 | 4 | 0 | 4096 | 0 | 58 | 0 | 4096 | 0 | 804 | 0 | 4096 | 0 | 25 | 0 | 4098 | 0 | 82 | 0 | 4098 | 0 | 997 | 0 | 4096 | 0 | 1151 | 0 | 4096 | 0 | 494 | 0 | 4096 | 0 | 500 | 0 | 4096 | 0 | 1158 | 0 | 4096 | 0 | 285 | 0 | 4096 | 0 | 274 | 0 | 4096 | 0 | 33 | 0 | 4096 | 0 | 431 | 0 | 4096 | 0 | 413 | 0 | 4096 | 0 | 284 | 0 | 4097 | 0 | 42 | 0 | 4097 | 0 | 912 | 0 | 64 | 0x7f0162004ec0 | 2121 | 4096 | 2121 | 6217 | 2171 | 4096 | 2171 | 6267 | 2142 | 4096 | 2142 | 6238 | 2174 | 4096 | 2174 | 6270 | 2154 | 4096 | 2154 | 6250 | 2182 | 4096 | 2182 | 6278 | 2185 | 4096 | 2185 | 6281 | 2169 | 4096 | 2169 | 6265 | 2168 | 4096 | 2168 | 6264 | 2120 | 4096 | 2120 | 6216 | 2175 | 4096 | 2175 | 6271 | 2197 | 4098 | 2199 | 6295 | 2174 | 4096 | 2174 | 6270 | 2155 | 4096 | 2155 | 6251 | 2181 | 4099 | 2184 | 6280 | 2188 | 4096 | 2188 | 6284 | 2164 | 4096 | 2164 | 6260 | 2209 | 4096 | 2209 | 6305 | 2182 | 4097 | 2183 | 6279 | 2183 | 4096 | 2183 | 6279 | 2197 | 4096 | 2197 | 6293 | 2161 | 4096 | 2161 | 6257 | 2162 | 4096 | 2162 | 6258 | 2162 | 4096 | 2162 | 6258 | 2165 | 4100 | 2169 | 6265 | 2167 | 4096 | 2167 | 6263 | 2207 | 4096 | 2207 | 6303 | 2195 | 4097 | 2196 | 6292 | 2180 | 4096 | 2180 | 6276 | 2196 | 4098 | 2198 | 6294 | 2161 | 4096 | 2161 | 6257 | 2167 | 4096 | 2167 | 6263 | 64 | 0x7fb16d318ec0 | 0 | 0 | 0 | 56 | 0 | 65536 | 65536 | 0 | 64 | 0x7fcabad68ec0 | 0 | 65536 | 32768 | 0 | 0 | 0 | 16384 | 16384 | 0.0 | 0.0 | 0.0 | 524288.0 | 0.0 | 0.0 | 0.0 | 20720 | 0 | 3300 | 38545 | 0 | 69910.0 | 131072.0 | 0.0 | 45584.0 | 64 | 0x7fac465a8ec0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 0 | 42020 | 0 | 0 | 64 | 0x7f36fb5d0ec0 | 0 | 187148 | 0 | 0 | 65536 | 63800 | 56 | 1680 | 64 | 0x7f3fef764ec0 | 0 | 0 | 0 | 1652263 | 55 | 0 | 0 | 1967138 | 0 | 0 | 0 | 1670660 | 0 | 0 | 0 | 1770464 | 1023 | 0 | 0 | 2295800 | 803 | 0 | 0 | 2245974 | 0 | 0 | 0 | 1512910 | 0 | 0 | 0 | 1979017 | 0 | 0 | 0 | 1740158 | 0 | 0 | 0 | 1653137 | 1467 | 0 | 0 | 2738319 | 0 | 0 | 0 | 1565175 | 0 | 0 | 0 | 1550835 | 0 | 0 | 0 | 1666165 | 517 | 0 | 0 | 2064308 | 0 | 0 | 0 | 2070251 | 292 | 0 | 0 | 1838701 | 459 | 0 | 0 | 2130508 | 0 | 0 | 0 | 2022279 | 0 | 0 | 0 | 2090017 | 249 | 0 | 0 | 2005093 | 0 | 0 | 0 | 1934006 | 55 | 0 | 0 | 1994453 | 0 | 0 | 0 | 1868225 | 0 | 0 | 0 | 1740126 | 0 | 0 | 0 | 1580346 | 0 | 0 | 0 | 1743591 | 46 | 0 | 0 | 2113293 | 335 | 0 | 0 | 2333628 | 0 | 0 | 0 | 1675146 | 0 | 0 | 0 | 1770632 | 28 | 0 | 0 | 1914787 | 64 | 0x7f9ffe368ec0 | 114688 | 0 | 32768 | 32768 | 16384 | 16384 | 65536 | 49152 | 59763562.0 | 194651549.0 | 51407335.0 | 131072.0 | 0.0 | 503363.0 | 0 | 0 | 25278 | 4347.0 | 131080.0 | 0.0 | 14.0 | 64 | 0x7f5708c48ec0 | 0 | 4076183 | 2832 | 2832 | 0 | 5357660 | 2868 | 2868 | 0 | 3594543 | 2844 | 2844 | 0 | 3772097 | 2844 | 2844 | 0 | 3656203 | 2916 | 2916 | 0 | 3169184 | 2880 | 2880 | 0 | 2934011 | 2868 | 2868 | 0 | 3618595 | 2840 | 2840 | 0 | 3711725 | 2840 | 2840 | 0 | 3696731 | 2836 | 2836 | 0 | 4028595 | 2868 | 2868 | 0 | 3796692 | 2844 | 2844 | 0 | 3450697 | 2848 | 2848 | 0 | 4209391 | 2920 | 2920 | 0 | 2968842 | 2880 | 2880 | 0 | 2953732 | 2864 | 2864 | 0 | 3295249 | 2824 | 2824 | 0 | 3122354 | 2856 | 2856 | 0 | 3468466 | 2844 | 2844 | 0 | 4314470 | 2840 | 2840 | 0 | 3794132 | 2816 | 2816 | 0 | 4021208 | 2850 | 2850 | 0 | 2543429 | 2880 | 2880 | 0 | 3774927 | 2852 | 2852 | 0 | 4139829 | 2856 | 2856 | 0 | 3165971 | 2824 | 2824 | 0 | 2931919 | 2852 | 2852 | 0 | 5146190 | 2846 | 2846 | 0 | 3291705 | 2840 | 2840 | 0 | 3063762 | 2820 | 2820 | 0 | 3399880 | 2848 | 2848 | 0 | 3771066 | 2880 | 2880 | 64 | 0x7f8089254ec0 | 32768 | 32768 | 0 | 64 | 0x7f2f67c48ec0 | 131072 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384 | 0 | 121254673.0 | 64899367.0 | 0.0 | 64 | 0x7f9f3d44cec0 | 341568 | 225876 | 16384 | 0 | 16384 | 16384 | 32768 | 49152 | 42695 | 42695 | 3210997.0 | 2530783.0 | 4952.0 | 343112.0 | 1686355.0 | 0.0 | 2518209.0 | 2209372.0 | 341560 | 234753 | 42695 | 0 | 42695 | 0 | 1366240.0 | 777985.0 | 0.0 | 0.0 | 64 | 0x7f6ee9174ec0 | 0 | 393216 | 163840 | 0 | 0 | 0 | 0 | 0 | 28942 | 0.0 | 0.0 | 0.0 | 32768.0 | 0.0 | 0.0 | 248.0 | 32768.0 | 4096 | 16384 | 302 | 40066 | 1989 | 0 | 56.0 | 10.0 | 0.0 | 200581.0 | 64 | 0x7fef1254cec0 | 0 | 0 | 1048576 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 0.0 | 0 | 32768 | 65552.0 | 0.0 | 0.0 | 0.0 | 64 | 0x7f52ec2c0ec0 | 6274 | 0 | 4096 | 6272 | 0 | 4096 | 6258 | 0 | 4096 | 6283 | 0 | 4096 | 6236 | 0 | 4096 | 6249 | 0 | 4096 | 6254 | 0 | 4096 | 6291 | 0 | 4096 | 6296 | 0 | 4096 | 6279 | 0 | 4096 | 6275 | 0 | 4096 | 6256 | 0 | 4096 | 6280 | 0 | 4096 | 6245 | 0 | 4096 | 6253 | 0 | 4096 | 6254 | 0 | 4096 | 6260 | 0 | 4096 | 6275 | 0 | 4096 | 6279 | 0 | 4096 | 6275 | 0 | 4096 | 6260 | 0 | 4096 | 6285 | 0 | 4096 | 6232 | 0 | 4096 | 6276 | 0 | 4096 | 6279 | 0 | 4096 | 6257 | 0 | 4096 | 6274 | 0 | 4096 | 6279 | 0 | 4096 | 6275 | 0 | 4096 | 6261 | 0 | 4096 | 6293 | 0 | 4096 | 6239 | 0 | 4096 | 64 | 0x7f6882364ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 56 | 131072.0 | 131072.0 | 0.0 | 2142962.0 | 64 | 0x7fd881b0cec0 | 19373759 | 18004819 | 1024876 | 344064 | 2794491 | 0 | 0 | 163840 | 832.0 | 515136.0 | 0.0 | 524288.0 | 729590.0 | 32768.0 | 963405 | 0 | 0 | 13505 | 91316.0 | 91316.0 | 0.0 | 91316.0 | 64 | 0x7fc179a3cec0 | 10485760 | 65536 | 0 | 0 | 0 | 16384 | 0 | 0 | 131072.0 | 0.0 | 0.0 | 0.0 | 32768.0 | 16384.0 | 0 | 0 | 131082.0 | 104521.0 | 45652.0 | 0.0 | 201235827965492 | 201235827981172 |