Jose Santos
35 KiB
35 KiB
| 1 | Dispatch_ID | Kernel_Name | GPU_ID | Grid_Size | Workgroup_Size | LDS_Per_Workgroup | Scratch_Per_Workitem | Arch_VGPR | Accum_VGPR | SGPR | wave_size | obj | SQ_INSTS_SMEM_NORM | SQ_INSTS_MFMA | SQ_INSTS_VALU_MFMA_I8 | SQ_INSTS_VALU_MFMA_F16 | SQ_INSTS_VALU_MFMA_BF16 | SQ_INSTS_VALU_MFMA_F32 | SQ_INSTS_VALU_MFMA_F64 | SQ_VALU_MFMA_BUSY_CYCLES | TCP_TCC_UC_ATOMIC_REQ_sum | TCP_TCC_CC_READ_REQ_sum | TCP_TCC_CC_WRITE_REQ_sum | TCP_TCC_CC_ATOMIC_REQ_sum | SPI_VWC_CSC_WR | SPI_RA_BULKY_CU_FULL_CSN | TCC_EA_RDREQ_LEVEL_sum | TCC_EA_WRREQ_LEVEL_sum | TCC_EA_ATOMIC_LEVEL_sum | wave_size_1 | obj_1 | SQ_WAVES_LT_32 | SQ_WAVES_LT_16 | SQ_ITEMS | SQ_LDS_MEM_VIOLATIONS | SQ_LDS_ATOMIC_RETURN | SQ_LDS_IDX_ACTIVE | SQ_WAVES_RESTORED | SQ_WAVES_SAVED | TCP_TCC_NC_WRITE_REQ_sum | TCP_TCC_NC_ATOMIC_REQ_sum | TCP_TCC_UC_READ_REQ_sum | TCP_TCC_UC_WRITE_REQ_sum | TA_FLAT_WRITE_WAVEFRONTS_sum | TA_FLAT_ATOMIC_WAVEFRONTS_sum | SPI_RA_WVLIM_STALL_CSN | SPI_SWC_CSC_WR | TCC_NORMAL_EVICT_sum | TCC_ALL_TC_OP_INV_EVICT_sum | TCC_TOO_MANY_EA_WRREQS_STALL_sum | TCC_EA_ATOMIC_sum | wave_size_2 | obj_2 | TCC_EA_WRREQ_DRAM_CREDIT_STALL[0] | TCC_EA_WRREQ_GMI_CREDIT_STALL[0] | TCC_EA_WRREQ_IO_CREDIT_STALL[0] | TCC_EA_WRREQ_LEVEL[0] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[1] | TCC_EA_WRREQ_GMI_CREDIT_STALL[1] | TCC_EA_WRREQ_IO_CREDIT_STALL[1] | TCC_EA_WRREQ_LEVEL[1] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[2] | TCC_EA_WRREQ_GMI_CREDIT_STALL[2] | TCC_EA_WRREQ_IO_CREDIT_STALL[2] | TCC_EA_WRREQ_LEVEL[2] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[3] | TCC_EA_WRREQ_GMI_CREDIT_STALL[3] | TCC_EA_WRREQ_IO_CREDIT_STALL[3] | TCC_EA_WRREQ_LEVEL[3] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[4] | TCC_EA_WRREQ_GMI_CREDIT_STALL[4] | TCC_EA_WRREQ_IO_CREDIT_STALL[4] | TCC_EA_WRREQ_LEVEL[4] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[5] | TCC_EA_WRREQ_GMI_CREDIT_STALL[5] | TCC_EA_WRREQ_IO_CREDIT_STALL[5] | TCC_EA_WRREQ_LEVEL[5] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[6] | TCC_EA_WRREQ_GMI_CREDIT_STALL[6] | TCC_EA_WRREQ_IO_CREDIT_STALL[6] | TCC_EA_WRREQ_LEVEL[6] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[7] | TCC_EA_WRREQ_GMI_CREDIT_STALL[7] | TCC_EA_WRREQ_IO_CREDIT_STALL[7] | TCC_EA_WRREQ_LEVEL[7] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[8] | TCC_EA_WRREQ_GMI_CREDIT_STALL[8] | TCC_EA_WRREQ_IO_CREDIT_STALL[8] | TCC_EA_WRREQ_LEVEL[8] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[9] | TCC_EA_WRREQ_GMI_CREDIT_STALL[9] | TCC_EA_WRREQ_IO_CREDIT_STALL[9] | TCC_EA_WRREQ_LEVEL[9] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[10] | TCC_EA_WRREQ_GMI_CREDIT_STALL[10] | TCC_EA_WRREQ_IO_CREDIT_STALL[10] | TCC_EA_WRREQ_LEVEL[10] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[11] | TCC_EA_WRREQ_GMI_CREDIT_STALL[11] | TCC_EA_WRREQ_IO_CREDIT_STALL[11] | TCC_EA_WRREQ_LEVEL[11] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[12] | TCC_EA_WRREQ_GMI_CREDIT_STALL[12] | TCC_EA_WRREQ_IO_CREDIT_STALL[12] | TCC_EA_WRREQ_LEVEL[12] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[13] | TCC_EA_WRREQ_GMI_CREDIT_STALL[13] | TCC_EA_WRREQ_IO_CREDIT_STALL[13] | TCC_EA_WRREQ_LEVEL[13] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[14] | TCC_EA_WRREQ_GMI_CREDIT_STALL[14] | TCC_EA_WRREQ_IO_CREDIT_STALL[14] | TCC_EA_WRREQ_LEVEL[14] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[15] | TCC_EA_WRREQ_GMI_CREDIT_STALL[15] | TCC_EA_WRREQ_IO_CREDIT_STALL[15] | TCC_EA_WRREQ_LEVEL[15] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[16] | TCC_EA_WRREQ_GMI_CREDIT_STALL[16] | TCC_EA_WRREQ_IO_CREDIT_STALL[16] | TCC_EA_WRREQ_LEVEL[16] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[17] | TCC_EA_WRREQ_GMI_CREDIT_STALL[17] | TCC_EA_WRREQ_IO_CREDIT_STALL[17] | TCC_EA_WRREQ_LEVEL[17] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[18] | TCC_EA_WRREQ_GMI_CREDIT_STALL[18] | TCC_EA_WRREQ_IO_CREDIT_STALL[18] | TCC_EA_WRREQ_LEVEL[18] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[19] | TCC_EA_WRREQ_GMI_CREDIT_STALL[19] | TCC_EA_WRREQ_IO_CREDIT_STALL[19] | TCC_EA_WRREQ_LEVEL[19] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[20] | TCC_EA_WRREQ_GMI_CREDIT_STALL[20] | TCC_EA_WRREQ_IO_CREDIT_STALL[20] | TCC_EA_WRREQ_LEVEL[20] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[21] | TCC_EA_WRREQ_GMI_CREDIT_STALL[21] | TCC_EA_WRREQ_IO_CREDIT_STALL[21] | TCC_EA_WRREQ_LEVEL[21] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[22] | TCC_EA_WRREQ_GMI_CREDIT_STALL[22] | TCC_EA_WRREQ_IO_CREDIT_STALL[22] | TCC_EA_WRREQ_LEVEL[22] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[23] | TCC_EA_WRREQ_GMI_CREDIT_STALL[23] | TCC_EA_WRREQ_IO_CREDIT_STALL[23] | TCC_EA_WRREQ_LEVEL[23] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[24] | TCC_EA_WRREQ_GMI_CREDIT_STALL[24] | TCC_EA_WRREQ_IO_CREDIT_STALL[24] | TCC_EA_WRREQ_LEVEL[24] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[25] | TCC_EA_WRREQ_GMI_CREDIT_STALL[25] | TCC_EA_WRREQ_IO_CREDIT_STALL[25] | TCC_EA_WRREQ_LEVEL[25] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[26] | TCC_EA_WRREQ_GMI_CREDIT_STALL[26] | TCC_EA_WRREQ_IO_CREDIT_STALL[26] | TCC_EA_WRREQ_LEVEL[26] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[27] | TCC_EA_WRREQ_GMI_CREDIT_STALL[27] | TCC_EA_WRREQ_IO_CREDIT_STALL[27] | TCC_EA_WRREQ_LEVEL[27] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[28] | TCC_EA_WRREQ_GMI_CREDIT_STALL[28] | TCC_EA_WRREQ_IO_CREDIT_STALL[28] | TCC_EA_WRREQ_LEVEL[28] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[29] | TCC_EA_WRREQ_GMI_CREDIT_STALL[29] | TCC_EA_WRREQ_IO_CREDIT_STALL[29] | TCC_EA_WRREQ_LEVEL[29] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[30] | TCC_EA_WRREQ_GMI_CREDIT_STALL[30] | TCC_EA_WRREQ_IO_CREDIT_STALL[30] | TCC_EA_WRREQ_LEVEL[30] | TCC_EA_WRREQ_DRAM_CREDIT_STALL[31] | TCC_EA_WRREQ_GMI_CREDIT_STALL[31] | TCC_EA_WRREQ_IO_CREDIT_STALL[31] | TCC_EA_WRREQ_LEVEL[31] | wave_size_3 | obj_3 | TCC_RW_REQ[0] | TCC_TOO_MANY_EA_WRREQS_STALL[0] | TCC_WRITE[0] | TCC_RW_REQ[1] | TCC_TOO_MANY_EA_WRREQS_STALL[1] | TCC_WRITE[1] | TCC_RW_REQ[2] | TCC_TOO_MANY_EA_WRREQS_STALL[2] | TCC_WRITE[2] | TCC_RW_REQ[3] | TCC_TOO_MANY_EA_WRREQS_STALL[3] | TCC_WRITE[3] | TCC_RW_REQ[4] | TCC_TOO_MANY_EA_WRREQS_STALL[4] | TCC_WRITE[4] | TCC_RW_REQ[5] | TCC_TOO_MANY_EA_WRREQS_STALL[5] | TCC_WRITE[5] | TCC_RW_REQ[6] | TCC_TOO_MANY_EA_WRREQS_STALL[6] | TCC_WRITE[6] | TCC_RW_REQ[7] | TCC_TOO_MANY_EA_WRREQS_STALL[7] | TCC_WRITE[7] | TCC_RW_REQ[8] | TCC_TOO_MANY_EA_WRREQS_STALL[8] | TCC_WRITE[8] | TCC_RW_REQ[9] | TCC_TOO_MANY_EA_WRREQS_STALL[9] | TCC_WRITE[9] | TCC_RW_REQ[10] | TCC_TOO_MANY_EA_WRREQS_STALL[10] | TCC_WRITE[10] | TCC_RW_REQ[11] | TCC_TOO_MANY_EA_WRREQS_STALL[11] | TCC_WRITE[11] | TCC_RW_REQ[12] | TCC_TOO_MANY_EA_WRREQS_STALL[12] | TCC_WRITE[12] | TCC_RW_REQ[13] | TCC_TOO_MANY_EA_WRREQS_STALL[13] | TCC_WRITE[13] | TCC_RW_REQ[14] | TCC_TOO_MANY_EA_WRREQS_STALL[14] | TCC_WRITE[14] | TCC_RW_REQ[15] | TCC_TOO_MANY_EA_WRREQS_STALL[15] | TCC_WRITE[15] | TCC_RW_REQ[16] | TCC_TOO_MANY_EA_WRREQS_STALL[16] | TCC_WRITE[16] | TCC_RW_REQ[17] | TCC_TOO_MANY_EA_WRREQS_STALL[17] | TCC_WRITE[17] | TCC_RW_REQ[18] | TCC_TOO_MANY_EA_WRREQS_STALL[18] | TCC_WRITE[18] | TCC_RW_REQ[19] | TCC_TOO_MANY_EA_WRREQS_STALL[19] | TCC_WRITE[19] | TCC_RW_REQ[20] | TCC_TOO_MANY_EA_WRREQS_STALL[20] | TCC_WRITE[20] | TCC_RW_REQ[21] | TCC_TOO_MANY_EA_WRREQS_STALL[21] | TCC_WRITE[21] | TCC_RW_REQ[22] | TCC_TOO_MANY_EA_WRREQS_STALL[22] | TCC_WRITE[22] | TCC_RW_REQ[23] | TCC_TOO_MANY_EA_WRREQS_STALL[23] | TCC_WRITE[23] | TCC_RW_REQ[24] | TCC_TOO_MANY_EA_WRREQS_STALL[24] | TCC_WRITE[24] | TCC_RW_REQ[25] | TCC_TOO_MANY_EA_WRREQS_STALL[25] | TCC_WRITE[25] | TCC_RW_REQ[26] | TCC_TOO_MANY_EA_WRREQS_STALL[26] | TCC_WRITE[26] | TCC_RW_REQ[27] | TCC_TOO_MANY_EA_WRREQS_STALL[27] | TCC_WRITE[27] | TCC_RW_REQ[28] | TCC_TOO_MANY_EA_WRREQS_STALL[28] | TCC_WRITE[28] | TCC_RW_REQ[29] | TCC_TOO_MANY_EA_WRREQS_STALL[29] | TCC_WRITE[29] | TCC_RW_REQ[30] | TCC_TOO_MANY_EA_WRREQS_STALL[30] | TCC_WRITE[30] | TCC_RW_REQ[31] | TCC_TOO_MANY_EA_WRREQS_STALL[31] | TCC_WRITE[31] | wave_size_4 | obj_4 | TCC_HIT[0] | TCC_MISS[0] | TCC_READ[0] | TCC_REQ[0] | TCC_HIT[1] | TCC_MISS[1] | TCC_READ[1] | TCC_REQ[1] | TCC_HIT[2] | TCC_MISS[2] | TCC_READ[2] | TCC_REQ[2] | TCC_HIT[3] | TCC_MISS[3] | TCC_READ[3] | TCC_REQ[3] | TCC_HIT[4] | TCC_MISS[4] | TCC_READ[4] | TCC_REQ[4] | TCC_HIT[5] | TCC_MISS[5] | TCC_READ[5] | TCC_REQ[5] | TCC_HIT[6] | TCC_MISS[6] | TCC_READ[6] | TCC_REQ[6] | TCC_HIT[7] | TCC_MISS[7] | TCC_READ[7] | TCC_REQ[7] | TCC_HIT[8] | TCC_MISS[8] | TCC_READ[8] | TCC_REQ[8] | TCC_HIT[9] | TCC_MISS[9] | TCC_READ[9] | TCC_REQ[9] | TCC_HIT[10] | TCC_MISS[10] | TCC_READ[10] | TCC_REQ[10] | TCC_HIT[11] | TCC_MISS[11] | TCC_READ[11] | TCC_REQ[11] | TCC_HIT[12] | TCC_MISS[12] | TCC_READ[12] | TCC_REQ[12] | TCC_HIT[13] | TCC_MISS[13] | TCC_READ[13] | TCC_REQ[13] | TCC_HIT[14] | TCC_MISS[14] | TCC_READ[14] | TCC_REQ[14] | TCC_HIT[15] | TCC_MISS[15] | TCC_READ[15] | TCC_REQ[15] | TCC_HIT[16] | TCC_MISS[16] | TCC_READ[16] | TCC_REQ[16] | TCC_HIT[17] | TCC_MISS[17] | TCC_READ[17] | TCC_REQ[17] | TCC_HIT[18] | TCC_MISS[18] | TCC_READ[18] | TCC_REQ[18] | TCC_HIT[19] | TCC_MISS[19] | TCC_READ[19] | TCC_REQ[19] | TCC_HIT[20] | TCC_MISS[20] | TCC_READ[20] | TCC_REQ[20] | TCC_HIT[21] | TCC_MISS[21] | TCC_READ[21] | TCC_REQ[21] | TCC_HIT[22] | TCC_MISS[22] | TCC_READ[22] | TCC_REQ[22] | TCC_HIT[23] | TCC_MISS[23] | TCC_READ[23] | TCC_REQ[23] | TCC_HIT[24] | TCC_MISS[24] | TCC_READ[24] | TCC_REQ[24] | TCC_HIT[25] | TCC_MISS[25] | TCC_READ[25] | TCC_REQ[25] | TCC_HIT[26] | TCC_MISS[26] | TCC_READ[26] | TCC_REQ[26] | TCC_HIT[27] | TCC_MISS[27] | TCC_READ[27] | TCC_REQ[27] | TCC_HIT[28] | TCC_MISS[28] | TCC_READ[28] | TCC_REQ[28] | TCC_HIT[29] | TCC_MISS[29] | TCC_READ[29] | TCC_REQ[29] | TCC_HIT[30] | TCC_MISS[30] | TCC_READ[30] | TCC_REQ[30] | TCC_HIT[31] | TCC_MISS[31] | TCC_READ[31] | TCC_REQ[31] | wave_size_5 | obj_5 | SQ_INSTS_VALU_TRANS_F16 | SQ_INSTS_VALU_ADD_F32 | SQ_INSTS_VALU_MUL_F32 | SQ_INSTS_VALU_FMA_F32 | SQ_INSTS_VALU_TRANS_F32 | SQ_INSTS_VALU_ADD_F64 | SQ_INSTS_VALU_MUL_F64 | SQ_INSTS_VALU_FMA_F64 | TCP_VOLATILE_sum | TCP_TOTAL_ACCESSES_sum | TCP_TOTAL_READ_sum | TCP_TOTAL_WRITE_sum | TA_BUFFER_ATOMIC_WAVEFRONTS_sum | TA_BUFFER_TOTAL_CYCLES_sum | TD_ATOMIC_WAVEFRONT_sum | TD_STORE_WAVEFRONT_sum | SPI_RA_REQ_NO_ALLOC | SPI_RA_REQ_NO_ALLOC_CSN | CPC_CPC_STAT_STALL | CPC_UTCL1_STALL_ON_TRANSLATION | CPF_CPF_STAT_IDLE | CPF_CPF_TCIU_IDLE | TCC_REQ_sum | TCC_STREAMING_REQ_sum | TCC_HIT_sum | TCC_MISS_sum | wave_size_6 | obj_6 | SQ_ACTIVE_INST_SCA | SQ_ACTIVE_INST_EXP_GDS | SQ_ACTIVE_INST_MISC | SQ_ACTIVE_INST_FLAT | SQ_INST_CYCLES_VMEM_WR | SQ_INST_CYCLES_VMEM_RD | SQ_INST_CYCLES_SMEM | SQ_INST_CYCLES_SALU | TCP_TCP_LATENCY_sum | TCP_TCC_READ_REQ_LATENCY_sum | TCP_TCC_WRITE_REQ_LATENCY_sum | TCP_TCC_READ_REQ_sum | TA_ADDR_STALLED_BY_TD_CYCLES_sum | TA_DATA_STALLED_BY_TC_CYCLES_sum | SPI_RA_SGPR_SIMD_FULL_CSN | SPI_RA_LDS_CU_FULL_CSN | CPC_ME1_DC0_SPI_BUSY | TCC_EA_WRREQ_STALL_sum | TCC_EA_RDREQ_sum | TCC_EA_RDREQ_32B_sum | TCC_EA_RD_UNCACHED_32B_sum | wave_size_7 | obj_7 | SQ_INSTS_BRANCH | SQ_INSTS_SENDMSG | SQ_WAIT_ANY | SQ_WAIT_INST_ANY | SQ_ACTIVE_INST_ANY | SQ_ACTIVE_INST_VMEM | SQ_ACTIVE_INST_LDS | SQ_ACTIVE_INST_VALU | TCP_UTCL1_TRANSLATION_MISS_sum | TCP_UTCL1_TRANSLATION_HIT_sum | TCP_UTCL1_PERMISSION_MISS_sum | TCP_UTCL1_REQUEST_sum | TA_ADDR_STALLED_BY_TC_CYCLES_sum | TA_TOTAL_WAVEFRONTS_sum | SPI_RA_WAVE_SIMD_FULL_CSN | SPI_RA_VGPR_SIMD_FULL_CSN | CPC_CPC_UTCL2IU_STALL | CPC_ME1_BUSY_FOR_PACKET_DECODE | TCC_EA_WRREQ_sum | TCC_EA_WRREQ_64B_sum | TCC_EA_WR_UNCACHED_32B_sum | TCC_EA_WRREQ_DRAM_sum | wave_size_8 | obj_8 | SQ_INSTS_FLAT_LDS_ONLY | SQ_INSTS_VALU_MFMA_MOPS_I8 | SQ_INSTS_VALU_MFMA_MOPS_F16 | SQ_INSTS_VALU_MFMA_MOPS_BF16 | SQ_INSTS_VALU_MFMA_MOPS_F32 | SQ_INSTS_VALU_MFMA_MOPS_F64 | SQC_TC_INST_REQ | SQC_TC_DATA_READ_REQ | TCP_TCC_RW_READ_REQ_sum | TCP_TCC_RW_WRITE_REQ_sum | TCP_TCC_RW_ATOMIC_REQ_sum | TCP_PENDING_STALL_CYCLES_sum | wave_size_9 | obj_9 | SQC_ICACHE_MISSES_DUPLICATE | SQC_DCACHE_INPUT_VALID_READYB | SQC_DCACHE_ATOMIC | SQC_DCACHE_REQ_READ_8 | SQC_DCACHE_REQ | SQC_DCACHE_HITS | SQC_DCACHE_MISSES | SQC_DCACHE_MISSES_DUPLICATE | wave_size_10 | obj_10 | TCC_ATOMIC[0] | TCC_CYCLE[0] | TCC_EA_ATOMIC[0] | TCC_EA_ATOMIC_LEVEL[0] | TCC_ATOMIC[1] | TCC_CYCLE[1] | TCC_EA_ATOMIC[1] | TCC_EA_ATOMIC_LEVEL[1] | TCC_ATOMIC[2] | TCC_CYCLE[2] | TCC_EA_ATOMIC[2] | TCC_EA_ATOMIC_LEVEL[2] | TCC_ATOMIC[3] | TCC_CYCLE[3] | TCC_EA_ATOMIC[3] | TCC_EA_ATOMIC_LEVEL[3] | TCC_ATOMIC[4] | TCC_CYCLE[4] | TCC_EA_ATOMIC[4] | TCC_EA_ATOMIC_LEVEL[4] | TCC_ATOMIC[5] | TCC_CYCLE[5] | TCC_EA_ATOMIC[5] | TCC_EA_ATOMIC_LEVEL[5] | TCC_ATOMIC[6] | TCC_CYCLE[6] | TCC_EA_ATOMIC[6] | TCC_EA_ATOMIC_LEVEL[6] | TCC_ATOMIC[7] | TCC_CYCLE[7] | TCC_EA_ATOMIC[7] | TCC_EA_ATOMIC_LEVEL[7] | TCC_ATOMIC[8] | TCC_CYCLE[8] | TCC_EA_ATOMIC[8] | TCC_EA_ATOMIC_LEVEL[8] | TCC_ATOMIC[9] | TCC_CYCLE[9] | TCC_EA_ATOMIC[9] | TCC_EA_ATOMIC_LEVEL[9] | TCC_ATOMIC[10] | TCC_CYCLE[10] | TCC_EA_ATOMIC[10] | TCC_EA_ATOMIC_LEVEL[10] | TCC_ATOMIC[11] | TCC_CYCLE[11] | TCC_EA_ATOMIC[11] | TCC_EA_ATOMIC_LEVEL[11] | TCC_ATOMIC[12] | TCC_CYCLE[12] | TCC_EA_ATOMIC[12] | TCC_EA_ATOMIC_LEVEL[12] | TCC_ATOMIC[13] | TCC_CYCLE[13] | TCC_EA_ATOMIC[13] | TCC_EA_ATOMIC_LEVEL[13] | TCC_ATOMIC[14] | TCC_CYCLE[14] | TCC_EA_ATOMIC[14] | TCC_EA_ATOMIC_LEVEL[14] | TCC_ATOMIC[15] | TCC_CYCLE[15] | TCC_EA_ATOMIC[15] | TCC_EA_ATOMIC_LEVEL[15] | TCC_ATOMIC[16] | TCC_CYCLE[16] | TCC_EA_ATOMIC[16] | TCC_EA_ATOMIC_LEVEL[16] | TCC_ATOMIC[17] | TCC_CYCLE[17] | TCC_EA_ATOMIC[17] | TCC_EA_ATOMIC_LEVEL[17] | TCC_ATOMIC[18] | TCC_CYCLE[18] | TCC_EA_ATOMIC[18] | TCC_EA_ATOMIC_LEVEL[18] | TCC_ATOMIC[19] | TCC_CYCLE[19] | TCC_EA_ATOMIC[19] | TCC_EA_ATOMIC_LEVEL[19] | TCC_ATOMIC[20] | TCC_CYCLE[20] | TCC_EA_ATOMIC[20] | TCC_EA_ATOMIC_LEVEL[20] | TCC_ATOMIC[21] | TCC_CYCLE[21] | TCC_EA_ATOMIC[21] | TCC_EA_ATOMIC_LEVEL[21] | TCC_ATOMIC[22] | TCC_CYCLE[22] | TCC_EA_ATOMIC[22] | TCC_EA_ATOMIC_LEVEL[22] | TCC_ATOMIC[23] | TCC_CYCLE[23] | TCC_EA_ATOMIC[23] | TCC_EA_ATOMIC_LEVEL[23] | TCC_ATOMIC[24] | TCC_CYCLE[24] | TCC_EA_ATOMIC[24] | TCC_EA_ATOMIC_LEVEL[24] | TCC_ATOMIC[25] | TCC_CYCLE[25] | TCC_EA_ATOMIC[25] | TCC_EA_ATOMIC_LEVEL[25] | TCC_ATOMIC[26] | TCC_CYCLE[26] | TCC_EA_ATOMIC[26] | TCC_EA_ATOMIC_LEVEL[26] | TCC_ATOMIC[27] | TCC_CYCLE[27] | TCC_EA_ATOMIC[27] | TCC_EA_ATOMIC_LEVEL[27] | TCC_ATOMIC[28] | TCC_CYCLE[28] | TCC_EA_ATOMIC[28] | TCC_EA_ATOMIC_LEVEL[28] | TCC_ATOMIC[29] | TCC_CYCLE[29] | TCC_EA_ATOMIC[29] | TCC_EA_ATOMIC_LEVEL[29] | TCC_ATOMIC[30] | TCC_CYCLE[30] | TCC_EA_ATOMIC[30] | TCC_EA_ATOMIC_LEVEL[30] | TCC_ATOMIC[31] | TCC_CYCLE[31] | TCC_EA_ATOMIC[31] | TCC_EA_ATOMIC_LEVEL[31] | wave_size_11 | obj_11 | SQC_TC_DATA_WRITE_REQ | SQC_TC_DATA_ATOMIC_REQ | SQC_TC_STALL | SQC_TC_REQ | SQC_DCACHE_REQ_READ_16 | SQC_ICACHE_REQ | SQC_ICACHE_HITS | SQC_ICACHE_MISSES | wave_size_12 | obj_12 | SQ_INSTS_VMEM | SQ_INSTS_SALU | SQ_INSTS_VSKIPPED | SQ_INSTS | SQ_INSTS_VALU | SQ_INSTS_VALU_ADD_F16 | SQ_INSTS_VALU_MUL_F16 | SQ_INSTS_VALU_FMA_F16 | GRBM_SPI_BUSY | TCP_READ_TAGCONFLICT_STALL_CYCLES_sum | TCP_WRITE_TAGCONFLICT_STALL_CYCLES_sum | TCP_ATOMIC_TAGCONFLICT_STALL_CYCLES_sum | TCP_TA_TCP_STATE_READ_sum | TA_BUFFER_READ_WAVEFRONTS_sum | TA_BUFFER_WRITE_WAVEFRONTS_sum | TD_SPI_STALL_sum | TD_LOAD_WAVEFRONT_sum | SPI_CSN_NUM_THREADGROUPS | SPI_CSN_WAVE | CPC_CPC_TCIU_BUSY | CPC_CPC_TCIU_IDLE | CPF_CPF_TCIU_BUSY | CPF_CPF_TCIU_STALL | TCC_NC_REQ_sum | TCC_UC_REQ_sum | TCC_CC_REQ_sum | TCC_RW_REQ_sum | wave_size_13 | obj_13 | SQ_CYCLES | SQ_BUSY_CYCLES | SQ_BUSY_CU_CYCLES | SQ_WAVES | SQ_WAVE_CYCLES | SQ_INSTS_VALU_CVT | SQ_INSTS_VMEM_WR | SQ_INSTS_VMEM_RD | GRBM_COUNT | GRBM_GUI_ACTIVE | TCP_GATE_EN1_sum | TCP_GATE_EN2_sum | TCP_TD_TCP_STALL_CYCLES_sum | TCP_TCR_TCP_STALL_CYCLES_sum | TA_TA_BUSY_sum | TA_BUFFER_WAVEFRONTS_sum | TD_TD_BUSY_sum | TD_TC_STALL_sum | SPI_CSN_WINDOW_VALID | SPI_CSN_BUSY | CPC_CPC_STAT_BUSY | CPC_CPC_STAT_IDLE | CPF_CPF_STAT_BUSY | CPF_CPF_STAT_STALL | TCC_CYCLE_sum | TCC_BUSY_sum | TCC_PROBE_sum | TCC_PROBE_ALL_sum | wave_size_14 | obj_14 | SQ_INSTS_VALU_TRANS_F64 | SQ_INSTS_VALU_INT32 | SQ_INSTS_VALU_INT64 | SQ_INSTS_SMEM | SQ_INSTS_FLAT | SQ_INSTS_LDS | SQ_INSTS_GDS | SQ_INSTS_EXP_GDS | TCP_TOTAL_ATOMIC_WITH_RET_sum | TCP_TOTAL_ATOMIC_WITHOUT_RET_sum | TCP_TOTAL_WRITEBACK_INVALIDATES_sum | TCP_TOTAL_CACHE_ACCESSES_sum | TA_BUFFER_COALESCED_READ_CYCLES_sum | TA_BUFFER_COALESCED_WRITE_CYCLES_sum | TD_COALESCABLE_WAVEFRONT_sum | SPI_RA_RES_STALL_CSN | SPI_RA_TMP_STALL_CSN | CPC_CPC_UTCL2IU_BUSY | CPC_CPC_UTCL2IU_IDLE | CPF_CMP_UTCL1_STALL_ON_TRANSLATION | TCC_READ_sum | TCC_WRITE_sum | TCC_ATOMIC_sum | TCC_WRITEBACK_sum | wave_size_15 | obj_15 | SQ_THREAD_CYCLES_VALU | SQ_IFETCH | SQ_LDS_BANK_CONFLICT | SQ_LDS_ADDR_CONFLICT | SQ_LDS_UNALIGNED_STALL | SQ_WAVES_EQ_64 | SQ_WAVES_LT_64 | SQ_WAVES_LT_48 | TCP_TCC_WRITE_REQ_sum | TCP_TCC_ATOMIC_WITH_RET_REQ_sum | TCP_TCC_ATOMIC_WITHOUT_RET_REQ_sum | TCP_TCC_NC_READ_REQ_sum | TA_FLAT_WAVEFRONTS_sum | TA_FLAT_READ_WAVEFRONTS_sum | SPI_RA_BAR_CU_FULL_CSN | SPI_RA_TGLIM_CU_FULL_CSN | TCC_EA_RDREQ_DRAM_sum | TCC_TAG_STALL_sum | TCC_NORMAL_WRITEBACK_sum | TCC_ALL_TC_OP_WB_WRITEBACK_sum | wave_size_16 | obj_16 | TCC_EA_RDREQ_IO_CREDIT_STALL[0] | TCC_EA_RDREQ_LEVEL[0] | TCC_EA_WRREQ[0] | TCC_EA_WRREQ_64B[0] | TCC_EA_RDREQ_IO_CREDIT_STALL[1] | TCC_EA_RDREQ_LEVEL[1] | TCC_EA_WRREQ[1] | TCC_EA_WRREQ_64B[1] | TCC_EA_RDREQ_IO_CREDIT_STALL[2] | TCC_EA_RDREQ_LEVEL[2] | TCC_EA_WRREQ[2] | TCC_EA_WRREQ_64B[2] | TCC_EA_RDREQ_IO_CREDIT_STALL[3] | TCC_EA_RDREQ_LEVEL[3] | TCC_EA_WRREQ[3] | TCC_EA_WRREQ_64B[3] | TCC_EA_RDREQ_IO_CREDIT_STALL[4] | TCC_EA_RDREQ_LEVEL[4] | TCC_EA_WRREQ[4] | TCC_EA_WRREQ_64B[4] | TCC_EA_RDREQ_IO_CREDIT_STALL[5] | TCC_EA_RDREQ_LEVEL[5] | TCC_EA_WRREQ[5] | TCC_EA_WRREQ_64B[5] | TCC_EA_RDREQ_IO_CREDIT_STALL[6] | TCC_EA_RDREQ_LEVEL[6] | TCC_EA_WRREQ[6] | TCC_EA_WRREQ_64B[6] | TCC_EA_RDREQ_IO_CREDIT_STALL[7] | TCC_EA_RDREQ_LEVEL[7] | TCC_EA_WRREQ[7] | TCC_EA_WRREQ_64B[7] | TCC_EA_RDREQ_IO_CREDIT_STALL[8] | TCC_EA_RDREQ_LEVEL[8] | TCC_EA_WRREQ[8] | TCC_EA_WRREQ_64B[8] | TCC_EA_RDREQ_IO_CREDIT_STALL[9] | TCC_EA_RDREQ_LEVEL[9] | TCC_EA_WRREQ[9] | TCC_EA_WRREQ_64B[9] | TCC_EA_RDREQ_IO_CREDIT_STALL[10] | TCC_EA_RDREQ_LEVEL[10] | TCC_EA_WRREQ[10] | TCC_EA_WRREQ_64B[10] | TCC_EA_RDREQ_IO_CREDIT_STALL[11] | TCC_EA_RDREQ_LEVEL[11] | TCC_EA_WRREQ[11] | TCC_EA_WRREQ_64B[11] | TCC_EA_RDREQ_IO_CREDIT_STALL[12] | TCC_EA_RDREQ_LEVEL[12] | TCC_EA_WRREQ[12] | TCC_EA_WRREQ_64B[12] | TCC_EA_RDREQ_IO_CREDIT_STALL[13] | TCC_EA_RDREQ_LEVEL[13] | TCC_EA_WRREQ[13] | TCC_EA_WRREQ_64B[13] | TCC_EA_RDREQ_IO_CREDIT_STALL[14] | TCC_EA_RDREQ_LEVEL[14] | TCC_EA_WRREQ[14] | TCC_EA_WRREQ_64B[14] | TCC_EA_RDREQ_IO_CREDIT_STALL[15] | TCC_EA_RDREQ_LEVEL[15] | TCC_EA_WRREQ[15] | TCC_EA_WRREQ_64B[15] | TCC_EA_RDREQ_IO_CREDIT_STALL[16] | TCC_EA_RDREQ_LEVEL[16] | TCC_EA_WRREQ[16] | TCC_EA_WRREQ_64B[16] | TCC_EA_RDREQ_IO_CREDIT_STALL[17] | TCC_EA_RDREQ_LEVEL[17] | TCC_EA_WRREQ[17] | TCC_EA_WRREQ_64B[17] | TCC_EA_RDREQ_IO_CREDIT_STALL[18] | TCC_EA_RDREQ_LEVEL[18] | TCC_EA_WRREQ[18] | TCC_EA_WRREQ_64B[18] | TCC_EA_RDREQ_IO_CREDIT_STALL[19] | TCC_EA_RDREQ_LEVEL[19] | TCC_EA_WRREQ[19] | TCC_EA_WRREQ_64B[19] | TCC_EA_RDREQ_IO_CREDIT_STALL[20] | TCC_EA_RDREQ_LEVEL[20] | TCC_EA_WRREQ[20] | TCC_EA_WRREQ_64B[20] | TCC_EA_RDREQ_IO_CREDIT_STALL[21] | TCC_EA_RDREQ_LEVEL[21] | TCC_EA_WRREQ[21] | TCC_EA_WRREQ_64B[21] | TCC_EA_RDREQ_IO_CREDIT_STALL[22] | TCC_EA_RDREQ_LEVEL[22] | TCC_EA_WRREQ[22] | TCC_EA_WRREQ_64B[22] | TCC_EA_RDREQ_IO_CREDIT_STALL[23] | TCC_EA_RDREQ_LEVEL[23] | TCC_EA_WRREQ[23] | TCC_EA_WRREQ_64B[23] | TCC_EA_RDREQ_IO_CREDIT_STALL[24] | TCC_EA_RDREQ_LEVEL[24] | TCC_EA_WRREQ[24] | TCC_EA_WRREQ_64B[24] | TCC_EA_RDREQ_IO_CREDIT_STALL[25] | TCC_EA_RDREQ_LEVEL[25] | TCC_EA_WRREQ[25] | TCC_EA_WRREQ_64B[25] | TCC_EA_RDREQ_IO_CREDIT_STALL[26] | TCC_EA_RDREQ_LEVEL[26] | TCC_EA_WRREQ[26] | TCC_EA_WRREQ_64B[26] | TCC_EA_RDREQ_IO_CREDIT_STALL[27] | TCC_EA_RDREQ_LEVEL[27] | TCC_EA_WRREQ[27] | TCC_EA_WRREQ_64B[27] | TCC_EA_RDREQ_IO_CREDIT_STALL[28] | TCC_EA_RDREQ_LEVEL[28] | TCC_EA_WRREQ[28] | TCC_EA_WRREQ_64B[28] | TCC_EA_RDREQ_IO_CREDIT_STALL[29] | TCC_EA_RDREQ_LEVEL[29] | TCC_EA_WRREQ[29] | TCC_EA_WRREQ_64B[29] | TCC_EA_RDREQ_IO_CREDIT_STALL[30] | TCC_EA_RDREQ_LEVEL[30] | TCC_EA_WRREQ[30] | TCC_EA_WRREQ_64B[30] | TCC_EA_RDREQ_IO_CREDIT_STALL[31] | TCC_EA_RDREQ_LEVEL[31] | TCC_EA_WRREQ[31] | TCC_EA_WRREQ_64B[31] | wave_size_17 | obj_17 | TCC_EA_RDREQ[0] | TCC_EA_RDREQ_32B[0] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[0] | TCC_EA_RDREQ_GMI_CREDIT_STALL[0] | TCC_EA_RDREQ[1] | TCC_EA_RDREQ_32B[1] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[1] | TCC_EA_RDREQ_GMI_CREDIT_STALL[1] | TCC_EA_RDREQ[2] | TCC_EA_RDREQ_32B[2] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[2] | TCC_EA_RDREQ_GMI_CREDIT_STALL[2] | TCC_EA_RDREQ[3] | TCC_EA_RDREQ_32B[3] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[3] | TCC_EA_RDREQ_GMI_CREDIT_STALL[3] | TCC_EA_RDREQ[4] | TCC_EA_RDREQ_32B[4] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[4] | TCC_EA_RDREQ_GMI_CREDIT_STALL[4] | TCC_EA_RDREQ[5] | TCC_EA_RDREQ_32B[5] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[5] | TCC_EA_RDREQ_GMI_CREDIT_STALL[5] | TCC_EA_RDREQ[6] | TCC_EA_RDREQ_32B[6] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[6] | TCC_EA_RDREQ_GMI_CREDIT_STALL[6] | TCC_EA_RDREQ[7] | TCC_EA_RDREQ_32B[7] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[7] | TCC_EA_RDREQ_GMI_CREDIT_STALL[7] | TCC_EA_RDREQ[8] | TCC_EA_RDREQ_32B[8] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[8] | TCC_EA_RDREQ_GMI_CREDIT_STALL[8] | TCC_EA_RDREQ[9] | TCC_EA_RDREQ_32B[9] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[9] | TCC_EA_RDREQ_GMI_CREDIT_STALL[9] | TCC_EA_RDREQ[10] | TCC_EA_RDREQ_32B[10] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[10] | TCC_EA_RDREQ_GMI_CREDIT_STALL[10] | TCC_EA_RDREQ[11] | TCC_EA_RDREQ_32B[11] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[11] | TCC_EA_RDREQ_GMI_CREDIT_STALL[11] | TCC_EA_RDREQ[12] | TCC_EA_RDREQ_32B[12] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[12] | TCC_EA_RDREQ_GMI_CREDIT_STALL[12] | TCC_EA_RDREQ[13] | TCC_EA_RDREQ_32B[13] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[13] | TCC_EA_RDREQ_GMI_CREDIT_STALL[13] | TCC_EA_RDREQ[14] | TCC_EA_RDREQ_32B[14] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[14] | TCC_EA_RDREQ_GMI_CREDIT_STALL[14] | TCC_EA_RDREQ[15] | TCC_EA_RDREQ_32B[15] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[15] | TCC_EA_RDREQ_GMI_CREDIT_STALL[15] | TCC_EA_RDREQ[16] | TCC_EA_RDREQ_32B[16] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[16] | TCC_EA_RDREQ_GMI_CREDIT_STALL[16] | TCC_EA_RDREQ[17] | TCC_EA_RDREQ_32B[17] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[17] | TCC_EA_RDREQ_GMI_CREDIT_STALL[17] | TCC_EA_RDREQ[18] | TCC_EA_RDREQ_32B[18] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[18] | TCC_EA_RDREQ_GMI_CREDIT_STALL[18] | TCC_EA_RDREQ[19] | TCC_EA_RDREQ_32B[19] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[19] | TCC_EA_RDREQ_GMI_CREDIT_STALL[19] | TCC_EA_RDREQ[20] | TCC_EA_RDREQ_32B[20] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[20] | TCC_EA_RDREQ_GMI_CREDIT_STALL[20] | TCC_EA_RDREQ[21] | TCC_EA_RDREQ_32B[21] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[21] | TCC_EA_RDREQ_GMI_CREDIT_STALL[21] | TCC_EA_RDREQ[22] | TCC_EA_RDREQ_32B[22] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[22] | TCC_EA_RDREQ_GMI_CREDIT_STALL[22] | TCC_EA_RDREQ[23] | TCC_EA_RDREQ_32B[23] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[23] | TCC_EA_RDREQ_GMI_CREDIT_STALL[23] | TCC_EA_RDREQ[24] | TCC_EA_RDREQ_32B[24] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[24] | TCC_EA_RDREQ_GMI_CREDIT_STALL[24] | TCC_EA_RDREQ[25] | TCC_EA_RDREQ_32B[25] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[25] | TCC_EA_RDREQ_GMI_CREDIT_STALL[25] | TCC_EA_RDREQ[26] | TCC_EA_RDREQ_32B[26] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[26] | TCC_EA_RDREQ_GMI_CREDIT_STALL[26] | TCC_EA_RDREQ[27] | TCC_EA_RDREQ_32B[27] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[27] | TCC_EA_RDREQ_GMI_CREDIT_STALL[27] | TCC_EA_RDREQ[28] | TCC_EA_RDREQ_32B[28] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[28] | TCC_EA_RDREQ_GMI_CREDIT_STALL[28] | TCC_EA_RDREQ[29] | TCC_EA_RDREQ_32B[29] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[29] | TCC_EA_RDREQ_GMI_CREDIT_STALL[29] | TCC_EA_RDREQ[30] | TCC_EA_RDREQ_32B[30] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[30] | TCC_EA_RDREQ_GMI_CREDIT_STALL[30] | TCC_EA_RDREQ[31] | TCC_EA_RDREQ_32B[31] | TCC_EA_RDREQ_DRAM_CREDIT_STALL[31] | TCC_EA_RDREQ_GMI_CREDIT_STALL[31] | wave_size_18 | obj_18 | SQC_DCACHE_REQ_READ_1 | SQC_DCACHE_REQ_READ_2 | SQC_DCACHE_REQ_READ_4 | Start_Timestamp | End_Timestamp |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 2 | 0 | vecCopy(double*, double*, double*, int, int) | 2 | 1048576 | 256 | 0 | 0 | 8 | 0 | 16 | 64 | 0x7f91be090ec0 | 131072 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384 | 0 | 40394469.0 | 35364299.0 | 0.0 | 64 | 0x7f4fec2d4ec0 | 0 | 0 | 1048576 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 0.0 | 0 | 32768 | 65551.0 | 0.0 | 0.0 | 0.0 | 64 | 0x7f534422cec0 | 0 | 0 | 0 | 1039419 | 0 | 0 | 0 | 1135257 | 0 | 0 | 0 | 1121971 | 75 | 0 | 0 | 1151024 | 0 | 0 | 0 | 1072195 | 0 | 0 | 0 | 1102490 | 0 | 0 | 0 | 1036065 | 0 | 0 | 0 | 1149835 | 0 | 0 | 0 | 1069314 | 0 | 0 | 0 | 1025778 | 0 | 0 | 0 | 1162709 | 0 | 0 | 0 | 1151338 | 0 | 0 | 0 | 986824 | 0 | 0 | 0 | 1068449 | 0 | 0 | 0 | 1034308 | 0 | 0 | 0 | 1104023 | 0 | 0 | 0 | 1035749 | 0 | 0 | 0 | 1079390 | 0 | 0 | 0 | 1046957 | 0 | 0 | 0 | 1135989 | 0 | 0 | 0 | 1034753 | 41 | 0 | 0 | 1130821 | 0 | 0 | 0 | 1050178 | 0 | 0 | 0 | 1102713 | 0 | 0 | 0 | 1028622 | 0 | 0 | 0 | 1082859 | 0 | 0 | 0 | 1058353 | 0 | 0 | 0 | 1132215 | 0 | 0 | 0 | 1110836 | 0 | 0 | 0 | 1085471 | 0 | 0 | 0 | 982126 | 0 | 0 | 0 | 1168527 | 64 | 0x7fdd7619cec0 | 6349 | 0 | 4096 | 6394 | 0 | 4096 | 6420 | 0 | 4096 | 6428 | 0 | 4096 | 6355 | 0 | 4096 | 6373 | 0 | 4096 | 6378 | 0 | 4096 | 6427 | 0 | 4096 | 6430 | 0 | 4096 | 6350 | 0 | 4096 | 6392 | 0 | 4096 | 6417 | 0 | 4096 | 6430 | 0 | 4096 | 6358 | 0 | 4096 | 6372 | 0 | 4096 | 6382 | 0 | 4096 | 6321 | 0 | 4096 | 6392 | 0 | 4096 | 6365 | 0 | 4096 | 6389 | 0 | 4096 | 6371 | 0 | 4096 | 6413 | 0 | 4096 | 6319 | 0 | 4096 | 6546 | 0 | 4096 | 6378 | 0 | 4096 | 6322 | 0 | 4096 | 6391 | 0 | 4096 | 6363 | 0 | 4096 | 6393 | 0 | 4096 | 6372 | 0 | 4096 | 6413 | 0 | 4096 | 6320 | 0 | 4096 | 64 | 0x7ff88b1d0ec0 | 2257 | 4096 | 2257 | 6353 | 2287 | 4096 | 2287 | 6383 | 2316 | 4096 | 2316 | 6412 | 2256 | 4096 | 2256 | 6352 | 2293 | 4096 | 2293 | 6389 | 2289 | 4096 | 2289 | 6385 | 2270 | 4096 | 2270 | 6366 | 2261 | 4096 | 2261 | 6357 | 2262 | 4097 | 2263 | 6359 | 2259 | 4096 | 2259 | 6355 | 2294 | 4096 | 2294 | 6390 | 2319 | 4096 | 2319 | 6415 | 2266 | 4096 | 2266 | 6362 | 2292 | 4097 | 2293 | 6389 | 2289 | 4096 | 2289 | 6385 | 2272 | 4096 | 2272 | 6368 | 2256 | 4096 | 2256 | 6352 | 2286 | 4096 | 2286 | 6382 | 2241 | 4097 | 2242 | 6338 | 2301 | 4096 | 2301 | 6397 | 2245 | 4096 | 2245 | 6341 | 2236 | 4096 | 2236 | 6332 | 2298 | 4096 | 2298 | 6394 | 2445 | 4098 | 2447 | 6543 | 2282 | 4096 | 2282 | 6378 | 2309 | 4097 | 2310 | 6406 | 2286 | 4096 | 2286 | 6382 | 2246 | 4096 | 2246 | 6342 | 2300 | 4096 | 2300 | 6396 | 2248 | 4096 | 2248 | 6344 | 2240 | 4096 | 2240 | 6336 | 2295 | 4101 | 2300 | 6396 | 64 | 0x7f74961e8ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2097152.0 | 2097152.0 | 1048576.0 | 1048576.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 13272 | 19076 | 8246 | 550 | 0 | 27347 | 203845.0 | 0.0 | 72764.0 | 131081.0 | 64 | 0x7f758e30cec0 | 114688 | 0 | 32768 | 32768 | 16384 | 16384 | 65536 | 49152 | 28528527.0 | 87523728.0 | 38112831.0 | 131072.0 | 0.0 | 250908.0 | 0 | 0 | 15578 | 233.0 | 131082.0 | 0.0 | 12.0 | 64 | 0x7f1fe1abcec0 | 16384 | 16384 | 10088424 | 1022984 | 344064 | 0 | 0 | 163840 | 832.0 | 515146.0 | 0.0 | 524288.0 | 368095.0 | 32768.0 | 535145 | 0 | 0 | 10766 | 131072.0 | 131072.0 | 0.0 | 131072.0 | 64 | 0x7f91ad8e8ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 168 | 56 | 131072.0 | 131072.0 | 0.0 | 1017728.0 | 64 | 0x7f7731904ec0 | 1320 | 122996 | 0 | 0 | 65536 | 63800 | 56 | 1680 | 64 | 0x7fec256b4ec0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 0 | 27435 | 0 | 0 | 64 | 0x7fbd407d0ec0 | 0 | 0 | 0 | 224 | 0 | 65536 | 64165 | 56 | 64 | 0x7fdaaed84ec0 | 32768 | 49152 | 0 | 393216 | 163840 | 0 | 0 | 0 | 18302 | 0.0 | 0.0 | 0.0 | 32768.0 | 0.0 | 0.0 | 396.0 | 32768.0 | 4096 | 16384 | 352 | 29447 | 2361 | 0 | 56.0 | 4.0 | 0.0 | 204328.0 | 64 | 0x7fe394954ec0 | 234760 | 132988 | 1677177 | 16384 | 11101191 | 0 | 16384 | 16384 | 29344 | 29344 | 2006690.0 | 1353259.0 | 3301.0 | 193693.0 | 1047596.0 | 0.0 | 1344196.0 | 1045195.0 | 233049 | 141128 | 29344 | 0 | 29344 | 0 | 939008.0 | 504299.0 | 0.0 | 0.0 | 64 | 0x7f5898714ec0 | 0 | 114688 | 0 | 65536 | 32768 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 524288.0 | 0.0 | 0.0 | 0.0 | 10791 | 0 | 815 | 27708 | 0 | 73461.0 | 131072.0 | 0.0 | 65568.0 | 64 | 0x7f5fdae08ec0 | 10485760 | 65536 | 0 | 0 | 0 | 16384 | 0 | 0 | 131072.0 | 0.0 | 0.0 | 0.0 | 32768.0 | 16384.0 | 0 | 0 | 131081.0 | 34523.0 | 46151.0 | 19385.0 | 64 | 0x7fd38c3f8ec0 | 0 | 1142057 | 4096 | 4096 | 0 | 1173000 | 4096 | 4096 | 0 | 1211874 | 4096 | 4096 | 0 | 1297158 | 4096 | 4096 | 0 | 1422863 | 4096 | 4096 | 0 | 1260230 | 4096 | 4096 | 0 | 1155505 | 4096 | 4096 | 0 | 1437472 | 4096 | 4096 | 0 | 1273703 | 4096 | 4096 | 0 | 1291174 | 4096 | 4096 | 0 | 1216020 | 4096 | 4096 | 0 | 1411145 | 4096 | 4096 | 0 | 1343330 | 4096 | 4096 | 0 | 1285155 | 4096 | 4096 | 0 | 1275940 | 4096 | 4096 | 0 | 1130326 | 4096 | 4096 | 0 | 1592816 | 4096 | 4096 | 0 | 1428818 | 4096 | 4096 | 0 | 1179400 | 4096 | 4096 | 0 | 1310455 | 4096 | 4096 | 0 | 1457592 | 4096 | 4096 | 0 | 1478510 | 4096 | 4096 | 0 | 1232532 | 4096 | 4096 | 0 | 1203726 | 4096 | 4096 | 0 | 1158211 | 4096 | 4096 | 0 | 1445698 | 4096 | 4096 | 0 | 1339760 | 4096 | 4096 | 0 | 1476803 | 4096 | 4096 | 0 | 1215281 | 4096 | 4096 | 0 | 1224095 | 4096 | 4096 | 0 | 1347910 | 4096 | 4096 | 0 | 1319767 | 4096 | 4096 | 64 | 0x7fb3ecbd8ec0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 176 | 0 | 4096 | 0 | 0 | 0 | 4098 | 0 | 0 | 0 | 4096 | 0 | 5 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 54 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 7 | 0 | 4096 | 0 | 3 | 0 | 4096 | 0 | 83 | 0 | 4099 | 0 | 84 | 0 | 4096 | 0 | 26 | 0 | 4097 | 0 | 0 | 0 | 4097 | 0 | 32 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 2 | 0 | 4100 | 0 | 23 | 0 | 4096 | 0 | 36 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 0 | 0 | 4096 | 0 | 91 | 0 | 64 | 0x7f08b5a4cec0 | 32768 | 32768 | 0 | 2423816758936208 | 2423816758956208 |
| 3 | 1 | vecCopy(double*, double*, double*, int, int) | 2 | 1048576 | 256 | 0 | 0 | 8 | 0 | 16 | 64 | 0x7f91be090ec0 | 131072 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384 | 0 | 120373075.0 | 58524214.0 | 0.0 | 64 | 0x7f4fec2d4ec0 | 0 | 0 | 1048576 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 0.0 | 0 | 32768 | 65552.0 | 0.0 | 0.0 | 0.0 | 64 | 0x7f534422cec0 | 64 | 0 | 0 | 1910989 | 7 | 0 | 0 | 1933614 | 931 | 0 | 0 | 2105852 | 533 | 0 | 0 | 2117427 | 0 | 0 | 0 | 2035064 | 618 | 0 | 0 | 2408838 | 0 | 0 | 0 | 1874250 | 59 | 0 | 0 | 1964278 | 95 | 0 | 0 | 1987626 | 104 | 0 | 0 | 1680573 | 163 | 0 | 0 | 2153009 | 417 | 0 | 0 | 2082061 | 816 | 0 | 0 | 2112093 | 0 | 0 | 0 | 2049146 | 324 | 0 | 0 | 2066452 | 0 | 0 | 0 | 2003452 | 0 | 0 | 0 | 1636534 | 302 | 0 | 0 | 2078017 | 0 | 0 | 0 | 1572215 | 1871 | 0 | 0 | 3014286 | 0 | 0 | 0 | 1980392 | 2218 | 0 | 0 | 2796838 | 134 | 0 | 0 | 2147552 | 249 | 0 | 0 | 2058915 | 0 | 0 | 0 | 2045839 | 0 | 0 | 0 | 1895197 | 53 | 0 | 0 | 2171714 | 39 | 0 | 0 | 2285304 | 478 | 0 | 0 | 2363987 | 0 | 0 | 0 | 1619982 | 3040 | 0 | 0 | 2699689 | 0 | 0 | 0 | 1888214 | 64 | 0x7fdd7619cec0 | 6278 | 0 | 4096 | 6256 | 0 | 4096 | 6238 | 0 | 4096 | 6262 | 0 | 4096 | 6243 | 0 | 4096 | 6248 | 0 | 4096 | 6241 | 0 | 4096 | 6263 | 0 | 4096 | 6261 | 0 | 4096 | 6281 | 0 | 4096 | 6255 | 0 | 4096 | 6238 | 0 | 4096 | 6267 | 0 | 4096 | 6245 | 0 | 4096 | 6256 | 0 | 4096 | 6243 | 0 | 4096 | 6273 | 0 | 4096 | 6244 | 0 | 4096 | 6288 | 0 | 4096 | 6268 | 0 | 4096 | 6263 | 0 | 4096 | 6269 | 0 | 4096 | 6244 | 0 | 4096 | 6237 | 0 | 4096 | 6239 | 0 | 4096 | 6276 | 0 | 4096 | 6244 | 0 | 4096 | 6286 | 0 | 4096 | 6268 | 0 | 4096 | 6265 | 0 | 4096 | 6271 | 0 | 4096 | 6246 | 0 | 4096 | 64 | 0x7ff88b1d0ec0 | 2189 | 4098 | 2191 | 6287 | 2176 | 4096 | 2176 | 6272 | 2171 | 4096 | 2171 | 6267 | 2127 | 4096 | 2127 | 6223 | 2194 | 4096 | 2194 | 6290 | 2202 | 4097 | 2203 | 6299 | 2186 | 4096 | 2186 | 6282 | 2160 | 4098 | 2162 | 6258 | 2163 | 4097 | 2164 | 6260 | 2194 | 4097 | 2195 | 6291 | 2178 | 4096 | 2178 | 6274 | 2168 | 4096 | 2168 | 6264 | 2126 | 4096 | 2126 | 6222 | 2200 | 4097 | 2201 | 6297 | 2209 | 4096 | 2209 | 6305 | 2191 | 4096 | 2191 | 6287 | 2212 | 4096 | 2212 | 6308 | 2154 | 4096 | 2154 | 6250 | 2174 | 4097 | 2175 | 6271 | 2193 | 4096 | 2193 | 6289 | 2168 | 4096 | 2168 | 6264 | 2186 | 4096 | 2186 | 6282 | 2207 | 4096 | 2207 | 6303 | 2198 | 4096 | 2198 | 6294 | 2204 | 4096 | 2204 | 6300 | 2265 | 4097 | 2266 | 6362 | 2158 | 4096 | 2158 | 6254 | 2177 | 4096 | 2177 | 6273 | 2198 | 4096 | 2198 | 6294 | 2169 | 4096 | 2169 | 6265 | 2189 | 4096 | 2189 | 6285 | 2212 | 4099 | 2215 | 6311 | 64 | 0x7f74961e8ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2097152.0 | 2097152.0 | 1048576.0 | 1048576.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 32434 | 27165 | 9660 | 3408 | 0 | 40102 | 200750.0 | 0.0 | 69665.0 | 131085.0 | 64 | 0x7f758e30cec0 | 114688 | 0 | 32768 | 32768 | 16384 | 16384 | 65536 | 49152 | 57087600.0 | 202521796.0 | 51359343.0 | 131072.0 | 0.0 | 565608.0 | 0 | 0 | 25510 | 31340.0 | 131085.0 | 0.0 | 24.0 | 64 | 0x7f1fe1abcec0 | 16384 | 16384 | 17907318 | 957777 | 344064 | 0 | 0 | 163840 | 832.0 | 515136.0 | 0.0 | 524288.0 | 732932.0 | 32768.0 | 946697 | 0 | 0 | 14133 | 91516.0 | 91516.0 | 0.0 | 91516.0 | 64 | 0x7f91ad8e8ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 56 | 131072.0 | 131072.0 | 0.0 | 2002135.0 | 64 | 0x7f7731904ec0 | 0 | 192227 | 0 | 0 | 65536 | 63800 | 56 | 1680 | 64 | 0x7fec256b4ec0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 0 | 42107 | 0 | 0 | 64 | 0x7fbd407d0ec0 | 0 | 0 | 0 | 56 | 0 | 65536 | 65536 | 0 | 64 | 0x7fdaaed84ec0 | 32768 | 49152 | 0 | 393216 | 163840 | 0 | 0 | 0 | 30506 | 0.0 | 0.0 | 0.0 | 32768.0 | 0.0 | 0.0 | 248.0 | 32768.0 | 4096 | 16384 | 302 | 42259 | 2164 | 0 | 56.0 | 10.0 | 0.0 | 200637.0 | 64 | 0x7fe394954ec0 | 324120 | 213959 | 2679262 | 16384 | 18598776 | 0 | 16384 | 16384 | 40514 | 40514 | 3058118.0 | 2395889.0 | 4385.0 | 319474.0 | 1662144.0 | 0.0 | 2384655.0 | 2076113.0 | 324112 | 223073 | 40514 | 0 | 40514 | 0 | 1296448.0 | 769776.0 | 0.0 | 0.0 | 64 | 0x7f5898714ec0 | 0 | 114688 | 0 | 65536 | 32768 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 524288.0 | 0.0 | 0.0 | 0.0 | 20063 | 0 | 6429 | 35601 | 0 | 69174.0 | 131072.0 | 0.0 | 45600.0 | 64 | 0x7f5fdae08ec0 | 10485760 | 65536 | 0 | 0 | 0 | 16384 | 0 | 0 | 131072.0 | 0.0 | 0.0 | 0.0 | 32768.0 | 16384.0 | 0 | 0 | 131102.0 | 100373.0 | 27697.0 | 18966.0 | 64 | 0x7fd38c3f8ec0 | 0 | 3588274 | 2816 | 2816 | 0 | 3900390 | 2836 | 2836 | 0 | 4759555 | 2840 | 2840 | 0 | 4175485 | 2876 | 2876 | 0 | 3965776 | 2884 | 2884 | 0 | 3190778 | 2836 | 2836 | 0 | 3684888 | 2888 | 2888 | 0 | 3661874 | 2852 | 2852 | 0 | 3432970 | 2852 | 2852 | 0 | 3519616 | 2816 | 2816 | 0 | 3893041 | 2836 | 2836 | 0 | 3885125 | 2840 | 2840 | 0 | 3961828 | 2874 | 2874 | 0 | 3336480 | 2884 | 2884 | 0 | 3189941 | 2836 | 2836 | 0 | 3945678 | 2876 | 2876 | 0 | 3276439 | 2848 | 2848 | 0 | 4717517 | 2864 | 2864 | 0 | 3848540 | 2840 | 2840 | 0 | 4113112 | 2820 | 2820 | 0 | 5248336 | 2836 | 2836 | 0 | 3765557 | 2880 | 2880 | 0 | 3090680 | 2826 | 2826 | 0 | 4343906 | 2824 | 2824 | 0 | 3732100 | 2824 | 2824 | 0 | 3704867 | 2848 | 2848 | 0 | 3754147 | 2864 | 2864 | 0 | 4158647 | 2844 | 2844 | 0 | 4544919 | 2812 | 2812 | 0 | 4211678 | 2828 | 2828 | 0 | 3704247 | 2888 | 2888 | 0 | 3435322 | 2828 | 2828 | 64 | 0x7fb3ecbd8ec0 | 4096 | 0 | 285 | 0 | 4096 | 0 | 778 | 0 | 4098 | 0 | 212 | 0 | 4096 | 0 | 1646 | 0 | 4096 | 0 | 665 | 0 | 4098 | 0 | 816 | 0 | 4097 | 0 | 336 | 0 | 4097 | 0 | 574 | 0 | 4097 | 0 | 635 | 0 | 4096 | 0 | 296 | 0 | 4097 | 0 | 1595 | 0 | 4096 | 0 | 562 | 0 | 4096 | 0 | 1568 | 0 | 4096 | 0 | 285 | 0 | 4096 | 0 | 437 | 0 | 4096 | 0 | 530 | 0 | 4099 | 0 | 475 | 0 | 4096 | 0 | 2322 | 0 | 4097 | 0 | 793 | 0 | 4097 | 0 | 799 | 0 | 4096 | 0 | 380 | 0 | 4096 | 0 | 941 | 0 | 4096 | 0 | 1891 | 0 | 4097 | 0 | 646 | 0 | 4096 | 0 | 325 | 0 | 4096 | 0 | 688 | 0 | 4096 | 0 | 55 | 0 | 4096 | 0 | 464 | 0 | 4096 | 0 | 926 | 0 | 4096 | 0 | 17 | 0 | 4096 | 0 | 665 | 0 | 4097 | 0 | 863 | 0 | 64 | 0x7f08b5a4cec0 | 32768 | 32768 | 0 | 2423816758974928 | 2423816758990448 |
| 4 | 2 | vecCopy(double*, double*, double*, int, int) | 2 | 1048576 | 256 | 0 | 0 | 8 | 0 | 16 | 64 | 0x7f91be090ec0 | 131072 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384 | 0 | 119166330.0 | 58678924.0 | 0.0 | 64 | 0x7f4fec2d4ec0 | 0 | 0 | 1048576 | 0 | 0 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 0.0 | 0 | 32768 | 65552.0 | 0.0 | 0.0 | 0.0 | 64 | 0x7f534422cec0 | 0 | 0 | 0 | 1703531 | 0 | 0 | 0 | 1663420 | 0 | 0 | 0 | 1992972 | 63 | 0 | 0 | 1980110 | 544 | 0 | 0 | 2476223 | 564 | 0 | 0 | 2221099 | 369 | 0 | 0 | 2012153 | 475 | 0 | 0 | 2580656 | 316 | 0 | 0 | 2024861 | 0 | 0 | 0 | 1624126 | 0 | 0 | 0 | 1500183 | 216 | 0 | 0 | 2140927 | 26 | 0 | 0 | 1876612 | 629 | 0 | 0 | 2589201 | 221 | 0 | 0 | 2153155 | 419 | 0 | 0 | 1888256 | 0 | 0 | 0 | 1720977 | 190 | 0 | 0 | 2120329 | 0 | 0 | 0 | 1132203 | 71 | 0 | 0 | 1996285 | 409 | 0 | 0 | 2210896 | 312 | 0 | 0 | 2320572 | 819 | 0 | 0 | 2180320 | 0 | 0 | 0 | 1994546 | 0 | 0 | 0 | 2158139 | 38 | 0 | 0 | 1826947 | 540 | 0 | 0 | 2455390 | 133 | 0 | 0 | 1785321 | 422 | 0 | 0 | 2326118 | 0 | 0 | 0 | 1858530 | 53 | 0 | 0 | 2070200 | 103 | 0 | 0 | 1954995 | 64 | 0x7fdd7619cec0 | 6264 | 0 | 4096 | 6249 | 0 | 4096 | 6256 | 0 | 4096 | 6273 | 0 | 4096 | 6287 | 0 | 4096 | 6282 | 0 | 4096 | 6240 | 0 | 4096 | 6232 | 0 | 4096 | 6227 | 0 | 4096 | 6262 | 0 | 4096 | 6252 | 0 | 4096 | 6260 | 0 | 4096 | 6278 | 0 | 4096 | 6290 | 0 | 4096 | 6286 | 0 | 4096 | 6244 | 0 | 4096 | 6253 | 0 | 4096 | 6225 | 0 | 4096 | 6261 | 0 | 4096 | 6260 | 0 | 4096 | 6275 | 0 | 4096 | 6250 | 0 | 4096 | 6265 | 0 | 4096 | 6258 | 0 | 4096 | 6259 | 0 | 4096 | 6255 | 0 | 4096 | 6223 | 0 | 4096 | 6267 | 0 | 4096 | 6262 | 0 | 4096 | 6282 | 0 | 4096 | 6253 | 0 | 4096 | 6263 | 0 | 4096 | 64 | 0x7ff88b1d0ec0 | 2174 | 4098 | 2176 | 6272 | 2207 | 4096 | 2207 | 6303 | 2164 | 4096 | 2164 | 6260 | 2201 | 4096 | 2201 | 6297 | 2158 | 4096 | 2158 | 6254 | 2170 | 4097 | 2171 | 6267 | 2173 | 4096 | 2173 | 6269 | 2156 | 4098 | 2158 | 6254 | 2153 | 4097 | 2154 | 6250 | 2177 | 4097 | 2178 | 6274 | 2208 | 4096 | 2208 | 6304 | 2167 | 4096 | 2167 | 6263 | 2205 | 4096 | 2205 | 6301 | 2153 | 4097 | 2154 | 6250 | 2169 | 4096 | 2169 | 6265 | 2175 | 4096 | 2175 | 6271 | 2174 | 4096 | 2174 | 6270 | 2186 | 4096 | 2186 | 6282 | 2161 | 4097 | 2162 | 6258 | 2176 | 4096 | 2176 | 6272 | 2221 | 4096 | 2221 | 6317 | 2182 | 4096 | 2182 | 6278 | 2180 | 4096 | 2180 | 6276 | 2174 | 4096 | 2174 | 6270 | 2181 | 4096 | 2181 | 6277 | 2229 | 4097 | 2230 | 6326 | 2187 | 4096 | 2187 | 6283 | 2162 | 4096 | 2162 | 6258 | 2176 | 4096 | 2176 | 6272 | 2218 | 4096 | 2218 | 6314 | 2182 | 4096 | 2182 | 6278 | 2185 | 4100 | 2189 | 6285 | 64 | 0x7f74961e8ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2097152.0 | 2097152.0 | 1048576.0 | 1048576.0 | 0.0 | 0.0 | 0.0 | 16384.0 | 31477 | 27320 | 9640 | 3498 | 0 | 39721 | 201382.0 | 0.0 | 70297.0 | 131085.0 | 64 | 0x7f758e30cec0 | 114688 | 0 | 32768 | 32768 | 16384 | 16384 | 65536 | 49152 | 58334011.0 | 204035025.0 | 48866007.0 | 131072.0 | 0.0 | 544801.0 | 0 | 0 | 25673 | 2910.0 | 131085.0 | 0.0 | 24.0 | 64 | 0x7f1fe1abcec0 | 16384 | 16384 | 17977435 | 950351 | 344064 | 0 | 0 | 163840 | 832.0 | 515136.0 | 0.0 | 524288.0 | 683824.0 | 32768.0 | 931909 | 0 | 0 | 14950 | 91482.0 | 91482.0 | 0.0 | 91482.0 | 64 | 0x7f91ad8e8ec0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 56 | 131072.0 | 131072.0 | 0.0 | 2073483.0 | 64 | 0x7f7731904ec0 | 0 | 190793 | 0 | 0 | 65536 | 63800 | 56 | 1680 | 64 | 0x7fec256b4ec0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 0 | 42228 | 0 | 0 | 64 | 0x7fbd407d0ec0 | 0 | 0 | 0 | 56 | 0 | 65536 | 65536 | 0 | 64 | 0x7fdaaed84ec0 | 32768 | 49152 | 0 | 393216 | 163840 | 0 | 0 | 0 | 31073 | 0.0 | 0.0 | 0.0 | 32768.0 | 0.0 | 0.0 | 221.0 | 32768.0 | 4096 | 16384 | 302 | 42654 | 2116 | 0 | 56.0 | 10.0 | 0.0 | 200613.0 | 64 | 0x7fe394954ec0 | 336192 | 217725 | 2719677 | 16384 | 18761550 | 0 | 16384 | 16384 | 42023 | 42023 | 3107688.0 | 2347175.0 | 4201.0 | 296637.0 | 1670148.0 | 0.0 | 2334276.0 | 2024165.0 | 336184 | 227175 | 42023 | 0 | 42023 | 0 | 1344736.0 | 760367.0 | 0.0 | 0.0 | 64 | 0x7f5898714ec0 | 0 | 114688 | 0 | 65536 | 32768 | 0 | 0 | 0 | 0.0 | 0.0 | 0.0 | 524288.0 | 0.0 | 0.0 | 0.0 | 19179 | 0 | 3698 | 36876 | 0 | 69742.0 | 131072.0 | 0.0 | 45707.0 | 64 | 0x7f5fdae08ec0 | 10485760 | 65536 | 0 | 0 | 0 | 16384 | 0 | 0 | 131072.0 | 0.0 | 0.0 | 0.0 | 32768.0 | 16384.0 | 0 | 0 | 131084.0 | 88681.0 | 45507.0 | 0.0 | 64 | 0x7fd38c3f8ec0 | 0 | 3784886 | 2856 | 2856 | 0 | 4867204 | 2868 | 2868 | 0 | 3177463 | 2844 | 2844 | 0 | 4276565 | 2836 | 2836 | 0 | 4298996 | 2892 | 2892 | 0 | 3414353 | 2854 | 2854 | 0 | 2550594 | 2876 | 2876 | 0 | 4454117 | 2852 | 2852 | 0 | 3868306 | 2852 | 2852 | 0 | 3469298 | 2860 | 2860 | 0 | 4156417 | 2868 | 2868 | 0 | 3147468 | 2844 | 2844 | 0 | 3494791 | 2838 | 2838 | 0 | 3284986 | 2882 | 2882 | 0 | 4023874 | 2852 | 2852 | 0 | 3004426 | 2876 | 2876 | 0 | 4512880 | 2820 | 2820 | 0 | 3469522 | 2880 | 2880 | 0 | 4470268 | 2860 | 2860 | 0 | 5397504 | 2864 | 2864 | 0 | 3485545 | 2824 | 2824 | 0 | 4051610 | 2856 | 2856 | 0 | 3302108 | 2842 | 2842 | 0 | 3905390 | 2834 | 2834 | 0 | 3587884 | 2836 | 2836 | 0 | 3505789 | 2824 | 2824 | 0 | 2897857 | 2880 | 2880 | 0 | 4411299 | 2860 | 2860 | 0 | 4114103 | 2864 | 2864 | 0 | 3075871 | 2828 | 2828 | 0 | 3993714 | 2856 | 2856 | 0 | 2885346 | 2834 | 2834 | 64 | 0x7fb3ecbd8ec0 | 4096 | 0 | 824 | 0 | 4096 | 0 | 1164 | 0 | 4098 | 0 | 493 | 0 | 4096 | 0 | 2873 | 0 | 4096 | 0 | 347 | 0 | 4098 | 0 | 15 | 0 | 4097 | 0 | 95 | 0 | 4097 | 0 | 860 | 0 | 4097 | 0 | 970 | 0 | 4096 | 0 | 640 | 0 | 4097 | 0 | 581 | 0 | 4096 | 0 | 575 | 0 | 4096 | 0 | 992 | 0 | 4096 | 0 | 17 | 0 | 4096 | 0 | 923 | 0 | 4096 | 0 | 1192 | 0 | 4098 | 0 | 134 | 0 | 4096 | 0 | 1287 | 0 | 4097 | 0 | 644 | 0 | 4097 | 0 | 1074 | 0 | 4096 | 0 | 1951 | 0 | 4096 | 0 | 1156 | 0 | 4096 | 0 | 677 | 0 | 4097 | 0 | 934 | 0 | 4096 | 0 | 791 | 0 | 4096 | 0 | 987 | 0 | 4096 | 0 | 1011 | 0 | 4096 | 0 | 618 | 0 | 4096 | 0 | 701 | 0 | 4096 | 0 | 252 | 0 | 4096 | 0 | 730 | 0 | 4097 | 0 | 373 | 0 | 64 | 0x7f08b5a4cec0 | 32768 | 32768 | 0 | 2423816759063728 | 2423816759080688 |