AI/rocm-systems
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

libhsakmt: move CoherentHostAccess prop to HSA_CAPABILITY

Browse Source 
CoherentHostAccess flag member moved from HSA_MEMORYPROPERTY
to HSA_CAPABILITY struct. Now this is reported to the
topology as a capability of the device instead of a device
memory property.

Change-Id: I48e43e4b4a0635b711b62933734587facdfbf88b
Signed-off-by: Alex Sierra <alex.sierra@amd.com>


[ROCm/ROCR-Runtime commit: f85b428265]
This commit is contained in:
Alex Sierra
2021-06-10 21:54:42 -05:00
parent b3e0b236df
commit 221f75ea7a
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
projects/rocr-runtime/include/hsakmttypes.h
+3 -3
View File
@@ -215,7 +215,8 @@ typedef union
unsigned int ASICRevision: 4; // Indicates the ASIC revision of the chip on this node.
unsigned int SRAM_EDCSupport: 1; // Indicates if GFX internal SRAM EDC/ECC functionality is active
unsigned int SVMAPISupported : 1; // Whether or not the SVM API is supported
unsigned int Reserved : 4;
unsigned int CoherentHostAccess: 1; // Whether or not device memory can be coherently accessed by the host CPU
unsigned int Reserved : 3;
} ui32;
} HSA_CAPABILITY;
@@ -344,8 +345,7 @@ typedef union
unsigned int HotPluggable : 1; // the memory may be removed by some system action,
// memory should be used for temporary data
unsigned int NonVolatile : 1; // memory content is preserved across a power-off cycle.
unsigned int CoherentHostAccess: 1; // Whether or not device memory can be coherently accessed by the host CPU
unsigned int Reserved :29;
unsigned int Reserved :30;
} ui32;
} HSA_MEMORYPROPERTY;