AI/rocm-systems
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Fix for cache invalidation in stitch.py

Browse Source 
Change-Id: I81fa7bd7006feb20fead5eca2003886f58e3ca53
This commit is contained in:
Giovanni Baraldi
2024-11-22 13:24:57 -06:00
parent a5192bb9b3
commit 3f437a9c41
1 changed files with 10 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files
plugin/att/stitch.py
+10 -11
View File
@@ -423,17 +423,16 @@ def stitch(insts, raw_code, jumps, gfxv, bIsAuto, codeservice):
if "flat_" in as_line[0]:
inc_ordering = True
if not "buffer_" in as_line[0] or not ("_inv" in as_line[0] or "_wb" in as_line[0]):
if not bGFX9 and "store" in as_line[0]:
VSMEM_INST.append([reverse_map[line], num_inflight])
NUM_VSMEM += 1
if inc_ordering:
vsmem_ordering = 1
else:
VLMEM_INST.append([reverse_map[line], num_inflight])
NUM_VLMEM += 1
if inc_ordering:
vlmem_ordering = 1
if not bGFX9 and "store" in as_line[0]:
VSMEM_INST.append([reverse_map[line], num_inflight])
NUM_VSMEM += 1
if inc_ordering:
vsmem_ordering = 1
else:
VLMEM_INST.append([reverse_map[line], num_inflight])
NUM_VLMEM += 1
if inc_ordering:
vlmem_ordering = 1
elif inst.type == FLAT:
smem_ordering = 1
vlmem_ordering = 1