AI/rocm-systems
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Get gpu asicRevision_

Browse Source 
Change-Id: I8afb53e027d912843655823eebaec29901c33d28


[ROCm/clr commit: 30e36a4925]
This commit is contained in:
Jason Tang
2020-06-12 11:03:07 -04:00
parent 0a6056ac82
commit e762c29a30
2 changed files with 23 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files
projects/clr/rocclr/device/device.hpp
+3 -1
View File
@@ -538,8 +538,10 @@ struct Info : public amd::EmbeddedObject {
char driverStore_[200];
//! Device ID
uint32_t pcieDeviceId_;
//! Revision ID
//! PCI Revision ID
uint32_t pcieRevisionId_;
//! ASIC Revision
uint32_t asicRevision_;
//! Max numbers of threads per CU
uint32_t maxThreadsPerCU_;
projects/clr/rocclr/device/rocm/rocdevice.cpp
+20 -4
View File
@@ -1443,13 +1443,17 @@ bool Device::populateOCLDeviceConstants() {
return false;
}
if (HSA_STATUS_SUCCESS !=
hsa_agent_get_info(_bkendDevice, (hsa_agent_info_t)HSA_AMD_AGENT_INFO_MEMORY_WIDTH, &info_.vramBusBitWidth_)) {
hsa_agent_get_info(_bkendDevice,
static_cast<hsa_agent_info_t>(HSA_AMD_AGENT_INFO_MEMORY_WIDTH),
&info_.vramBusBitWidth_)) {
return false;
}
uint32_t max_waves_per_cu;
if (HSA_STATUS_SUCCESS !=
hsa_agent_get_info(_bkendDevice, (hsa_agent_info_t)HSA_AMD_AGENT_INFO_MAX_WAVES_PER_CU, &max_waves_per_cu)) {
hsa_agent_get_info(_bkendDevice,
static_cast<hsa_agent_info_t>(HSA_AMD_AGENT_INFO_MAX_WAVES_PER_CU),
&max_waves_per_cu)) {
return false;
}
@@ -1457,9 +1461,21 @@ bool Device::populateOCLDeviceConstants() {
uint32_t cache_sizes[4];
/* FIXIT [skudchad] - Seems like hardcoded in HSA backend so 0*/
if (HSA_STATUS_SUCCESS !=
hsa_agent_get_info(_bkendDevice, (hsa_agent_info_t)HSA_AGENT_INFO_CACHE_SIZE, cache_sizes)) {
return false;
hsa_agent_get_info(_bkendDevice,
static_cast<hsa_agent_info_t>(HSA_AGENT_INFO_CACHE_SIZE),
cache_sizes)) {
return false;
}
uint32_t asic_revision;
if (HSA_STATUS_SUCCESS !=
hsa_agent_get_info(_bkendDevice,
static_cast<hsa_agent_info_t>(HSA_AMD_AGENT_INFO_ASIC_REVISION),
&asic_revision)) {
return false;
}
info_.asicRevision_ = asic_revision;
info_.l2CacheSize_ = cache_sizes[1];
info_.timeStampFrequency_ = 1000000;
info_.globalMemChannelBanks_ = 4;