German Andryeyev d9397590de Add option to skip AQL barrier ...

The change reuses HSA signals for dispatches as a wait signal.
Skipping the barrier requires to  disable L2 cache for sysmem
allocations and extra tracking for HDP access with the large bar.
ROC_BARRIER_SYNC=0 activates the new logic. Barrier sync is
still used by default.
ROC_ACTIVE_WAIT=1 enables unconditional active wait in ROCr.
The change also consolidated ROCr wait logic under single function.

Change-Id: I6bd1be30aa88258da1b1f9de319ef5a45852afd8

2020-10-06 08:37:12 -04:00

rocclr

Add option to skip AQL barrier

2020-10-06 08:37:12 -04:00

S

설명

제공된 설명이 없습니다

282 MiB

언어

C++ 67.5%

C 20.6%

Python 6.6%

CMake 3.4%

Shell 0.6%

기타 1.1%