AI/rocm-systems
2
0 Forc 0
Cód Saincheisteanna Iarratais Tarraingthe Gníomhartha Pacáistí Tionscadail Scaoileann Vicí Gníomhaíocht
64,512 Tiomáintí 3 Brainsí 0 Clibeanna
bb1295bcdfd72123700cd66e631326ab38e82db8
Graf Tiomantas
64512 Tiomáintí
An Brainse seo
An Brainse seo
Gach Brainse
Údar SHA1 Teachtaireacht Dáta
colramos425 45e42d894d Update Changelog 
Signed-off-by: colramos425 <colramos@amd.com>


[ROCm/rocprofiler-compute commit: b3041233ca]
 2022-12-12 17:53:55 -06:00
colramos425 b3041233ca Update Changelog 
Signed-off-by: colramos425 <colramos@amd.com>
 2022-12-12 17:53:55 -06:00
Cole Ramos 19e413d200 Merge pull request #55 from AMDResearch/dev 
Merge features for v1.0.5

[ROCm/rocprofiler-compute commit: 76623fe7e7]
 2022-12-12 16:43:52 -06:00
Cole Ramos 76623fe7e7 Merge pull request #55 from AMDResearch/dev 
Merge features for v1.0.5
 2022-12-12 16:43:52 -06:00
colramos425 f3fa5544f2 Using xml configs from rocprofiler 
Signed-off-by: colramos425 <colramos@amd.com>


[ROCm/rocprofiler-compute commit: 9fa2d39f4a]
 2022-12-12 16:03:40 -06:00
colramos425 9fa2d39f4a Using xml configs from rocprofiler 
Signed-off-by: colramos425 <colramos@amd.com>
 2022-12-12 16:03:40 -06:00
Karl W. Schulz f76268b3a0 Include bibtex reference example directly within top-level README 
[ROCm/rocprofiler-compute commit: c64dbb1ed8]
 2022-12-12 15:55:49 -06:00
Karl W. Schulz c64dbb1ed8 Include bibtex reference example directly within top-level README 2022-12-12 15:55:49 -06:00
Rahul Garg 6f89047bfa SWDEV-355313 - Merge remote-tracking branch 'hip/amd-staging' into amd-staging 
Change-Id: I96ef1395f75089ad701ca637f5c0273d280e849b


[ROCm/hip-tests commit: 0571115bed]
 2022-12-12 20:15:49 +00:00
Rahul Garg 0571115bed SWDEV-355313 - Merge remote-tracking branch 'hip/amd-staging' into amd-staging 
Change-Id: I96ef1395f75089ad701ca637f5c0273d280e849b
 2022-12-12 20:15:49 +00:00
Karl W. Schulz 1bd64feee5 changelog additions for next release 
Signed-off-by: Karl W. Schulz <karl.schulz@amd.com>


[ROCm/rocprofiler-compute commit: dceabb9ddc]
 2022-12-12 15:01:35 -05:00
Karl W. Schulz dceabb9ddc changelog additions for next release 
Signed-off-by: Karl W. Schulz <karl.schulz@amd.com>
 2022-12-12 15:01:35 -05:00
Karl W. Schulz 553eeb83f7 move DOI badge to top of README. Include pointer to bibtex-style generation. 
Signed-off-by: Karl W. Schulz <karl.schulz@amd.com>


[ROCm/rocprofiler-compute commit: 477de3588a]
 2022-12-12 14:33:55 -05:00
Karl W. Schulz 477de3588a move DOI badge to top of README. Include pointer to bibtex-style generation. 
Signed-off-by: Karl W. Schulz <karl.schulz@amd.com>
 2022-12-12 14:33:55 -05:00
Karl W. Schulz 9a7405191f Only update template VERSION.sha file when running within git clone. Fixes #53. 
Signed-off-by: Karl W. Schulz <karl.schulz@amd.com>


[ROCm/rocprofiler-compute commit: 2f04b5b6b1]
 2022-12-12 13:28:39 -06:00
Karl W. Schulz 2f04b5b6b1 Only update template VERSION.sha file when running within git clone. Fixes #53. 
Signed-off-by: Karl W. Schulz <karl.schulz@amd.com>
 2022-12-12 13:28:39 -06:00
kjayapra-amd c3c4eb85d3 SWDEV-371904 - Adding pseudo fine grain flag to hsa memory allocation for device fine grained memory. 
Change-Id: I8c605d6bc3ac905bfffc6de3a56911151ef0e663


[ROCm/clr commit: f7c194edf7]
 2022-12-12 11:40:00 -05:00
kjayapra-amd f7c194edf7 SWDEV-371904 - Adding pseudo fine grain flag to hsa memory allocation for device fine grained memory. 
Change-Id: I8c605d6bc3ac905bfffc6de3a56911151ef0e663
 2022-12-12 11:40:00 -05:00
pghafari c4fc6ea3ab SWDEV-369566, SWDEV-369565, SWDEV-369564 - match with cuda return 
Change-Id: I308f5344a64e5a06aa89685de9348f6722c196da


[ROCm/clr commit: 698f52acd8]
 2022-12-12 09:53:18 -05:00
pghafari 698f52acd8 SWDEV-369566, SWDEV-369565, SWDEV-369564 - match with cuda return 
Change-Id: I308f5344a64e5a06aa89685de9348f6722c196da
 2022-12-12 09:53:18 -05:00
Hao Zhou 047eee3660 Merge amd-staging into amd-master 20221212 
Signed-off-by: Hao Zhou <Hao.Zhou@amd.com>
Change-Id: I555da02f58185a9eca00954755c2bfd8e418e153


[ROCm/rocm_smi_lib commit: 34f4b63853]
 2022-12-12 16:25:01 +08:00
Hao Zhou 34f4b63853 Merge amd-staging into amd-master 20221212 
Signed-off-by: Hao Zhou <Hao.Zhou@amd.com>
Change-Id: I555da02f58185a9eca00954755c2bfd8e418e153
 2022-12-12 16:25:01 +08:00
kjayapra-amd e295beb8ba SWDEV-371904 - Adding pseudo fine grain flag to hsa memory allocation for device fine grained memory. 
Change-Id: I8cada90f0e3880dfbc5bf5a3fac4554e7a0cb08e


[ROCm/clr commit: e56a611b92]
 2022-12-11 08:15:17 -05:00
kjayapra-amd e56a611b92 SWDEV-371904 - Adding pseudo fine grain flag to hsa memory allocation for device fine grained memory. 
Change-Id: I8cada90f0e3880dfbc5bf5a3fac4554e7a0cb08e
 2022-12-11 08:15:17 -05:00
Chauncey Hui 9cd8e38967 SWDEV-2 - Change OpenCL version number from 3542 to 3543 
[ROCm/clr commit: dc6bbe303b]
 2022-12-10 03:00:08 -05:00
Chauncey Hui dc6bbe303b SWDEV-2 - Change OpenCL version number from 3542 to 3543 2022-12-10 03:00:08 -05:00
Kiumars Sabeti a9a82ee107 SWDEV-369023: Added two new counters SQ_INSTS_TEX_LOAD and SQ_INSTS_TEX_STORE for gfx10.These two new counters are replacement for SQ_INSTS_VMEM_RD and SQ_INSTS_VMEM_WR which are not supported in gfx10 architecture 
Change-Id: I4c4101eea27f9073492ae42c70a30a002f4d8834
 2022-12-09 20:41:45 -05:00
Kiumars Sabeti f893fecf87 SWDEV-369023: Added two new counters SQ_INSTS_TEX_LOAD and SQ_INSTS_TEX_STORE for gfx10.These two new counters are replacement for SQ_INSTS_VMEM_RD and SQ_INSTS_VMEM_WR which are not supported in gfx10 architecture 
Change-Id: I4c4101eea27f9073492ae42c70a30a002f4d8834


[ROCm/rocprofiler commit: a9a82ee107]
 2022-12-09 20:41:45 -05:00
Rahul Garg f4aab431bf SWDEV-355313 - Merge remote-tracking branch 'hip/amd-staging' into amd-staging 
Change-Id: I778056b2271d72812759882b98be33f8f3ea8464


[ROCm/hip-tests commit: 8eb4a19832]
 2022-12-10 00:11:19 +00:00
Rahul Garg 8eb4a19832 SWDEV-355313 - Merge remote-tracking branch 'hip/amd-staging' into amd-staging 
Change-Id: I778056b2271d72812759882b98be33f8f3ea8464
 2022-12-10 00:11:19 +00:00
Jacob Lambert 0a2f9b7017 SWDEV-370606 - Omit deprecation warnings from Werror 
Comgr would like to include deprecation warnings for soon-to-be-removed
features. Therefore, when building with Comgr headers we need to
exclude deprecation warnings from Werror

Change-Id: I6c9563be3e066c493dd8e459fc07c7523e2854e3


[ROCm/clr commit: 02daeb01b4]
 2022-12-09 18:07:44 -05:00
Jacob Lambert 02daeb01b4 SWDEV-370606 - Omit deprecation warnings from Werror 
Comgr would like to include deprecation warnings for soon-to-be-removed
features. Therefore, when building with Comgr headers we need to
exclude deprecation warnings from Werror

Change-Id: I6c9563be3e066c493dd8e459fc07c7523e2854e3
 2022-12-09 18:07:44 -05:00
Todd tiantuo Li bf1d819ac7 SWDEV-354868 - Queue::Create() for RT queue should fail when number of reserved CU's for RT queue is zero (most likely due to being aligned down by dedicatedCuGranularity). 
Change-Id: I234e7ff83cb312bf44f5ad4b1a897c079f5106a9


[ROCm/clr commit: 9168415ca2]
 2022-12-09 16:45:10 -05:00
Todd tiantuo Li 9168415ca2 SWDEV-354868 - Queue::Create() for RT queue should fail when number of reserved CU's for RT queue is zero (most likely due to being aligned down by dedicatedCuGranularity). 
Change-Id: I234e7ff83cb312bf44f5ad4b1a897c079f5106a9
 2022-12-09 16:45:10 -05:00
Todd tiantuo Li c07620985b Merge "SWDEV-372070 - Add Phoenix to OCLPerfCounters in ocltst" into amd-staging 
[ROCm/clr commit: 9dcb6a3d4d]
 2022-12-09 16:41:37 -05:00
Todd tiantuo Li 9dcb6a3d4d Merge "SWDEV-372070 - Add Phoenix to OCLPerfCounters in ocltst" into amd-staging 2022-12-09 16:41:37 -05:00
Todd tiantuo Li cdd7d68481 Merge "SWDEV-354868 - skip subtest when number of RT CUs is less than granularity" into amd-staging 
[ROCm/clr commit: 05f99a45f8]
 2022-12-09 16:41:03 -05:00
Todd tiantuo Li 05f99a45f8 Merge "SWDEV-354868 - skip subtest when number of RT CUs is less than granularity" into amd-staging 2022-12-09 16:41:03 -05:00
Satyanvesh Dittakavi a17cc5c6ba SWDEV-372032 - Support cooperative groups header with HIPRTC 
Change-Id: Ia64652fd52b210a4eeee9d38fdfdfa6fdc7163ff


[ROCm/clr commit: 91291e48db]
 2022-12-09 04:45:59 -05:00
Satyanvesh Dittakavi 91291e48db SWDEV-372032 - Support cooperative groups header with HIPRTC 
Change-Id: Ia64652fd52b210a4eeee9d38fdfdfa6fdc7163ff
 2022-12-09 04:45:59 -05:00
Satyanvesh Dittakavi ea4ee7ed93 SWDEV-366306 - SWDEV-366314 - Add hip vector types and hip bfloat16 to HIPRTC cmake 
Change-Id: If4213c3ca9446afe931c6b111c220033987e0204


[ROCm/clr commit: 88270b34f2]
 2022-12-09 04:43:51 -05:00
Satyanvesh Dittakavi 88270b34f2 SWDEV-366306 - SWDEV-366314 - Add hip vector types and hip bfloat16 to HIPRTC cmake 
Change-Id: If4213c3ca9446afe931c6b111c220033987e0204
 2022-12-09 04:43:51 -05:00
Chauncey Hui 2f501eff81 SWDEV-2 - Change OpenCL version number from 3541 to 3542 
[ROCm/clr commit: 9c8cfc7f98]
 2022-12-09 03:00:07 -05:00
Chauncey Hui 9c8cfc7f98 SWDEV-2 - Change OpenCL version number from 3541 to 3542 2022-12-09 03:00:07 -05:00
Todd tiantuo Li aece761fa8 SWDEV-354868 - skip subtest when number of RT CUs is less than granularity 
Change-Id: Ibe0b8a2d462e9a0178a12c224b0192454618cb7c


[ROCm/clr commit: a284f9328f]
 2022-12-08 23:38:42 -08:00
Todd tiantuo Li a284f9328f SWDEV-354868 - skip subtest when number of RT CUs is less than granularity 
Change-Id: Ibe0b8a2d462e9a0178a12c224b0192454618cb7c
 2022-12-08 23:38:42 -08:00
Ioannis Assiouras 48173fdcb5 SWDEV-369581 - Convey copy API metadata to ROCclr 
Change-Id: I318636602cbb546a12bb339264153b9be4008b40


[ROCm/clr commit: 829843cdfe]
 2022-12-09 00:27:55 -05:00
Ioannis Assiouras 829843cdfe SWDEV-369581 - Convey copy API metadata to ROCclr 
Change-Id: I318636602cbb546a12bb339264153b9be4008b40
 2022-12-09 00:27:55 -05:00
Ioannis Assiouras e609c247ec SWDEV-369581 - Convey copy API metadata to ROCclr 
Change-Id: I6fcd2c2dbec887199de538326a7826bd29a25ca0


[ROCm/clr commit: 337976febf]
 2022-12-09 00:27:35 -05:00
Ioannis Assiouras 337976febf SWDEV-369581 - Convey copy API metadata to ROCclr 
Change-Id: I6fcd2c2dbec887199de538326a7826bd29a25ca0
 2022-12-09 00:27:35 -05:00