AI/rocm-systems
2
0 Bifurcation 0
Code Tickets Demandes d'ajout Actions Paquets Projets Publications Wiki Activité
64 512 Révisions 3 Branches 0 Étiquette
bb1295bcdfd72123700cd66e631326ab38e82db8
Graphe des révisions
64512 Révisions
Cette branche
Cette branche
Toutes les branches
Auteur SHA1 Message Date
kjayapra-amd 74adc2e9f2 SWDEV-241902 - Using COMGR APIs for extracting Code object. 
Change-Id: I2dd662babf805d2de6e037bf41f7306e523da7d5


[ROCm/clr commit: 5e4f430e03]
 2022-12-06 12:17:12 -08:00
kjayapra-amd 5e4f430e03 SWDEV-241902 - Using COMGR APIs for extracting Code object. 
Change-Id: I2dd662babf805d2de6e037bf41f7306e523da7d5
 2022-12-06 12:17:12 -08:00
colramos-amd 741d9e4d05 Add L1-L2 BW metric to configs and dashboard #37 
Signed-off-by: colramos-amd <colramos@amd.com>


[ROCm/rocprofiler-compute commit: b0542923e2]
 2022-12-06 13:44:00 -06:00
colramos-amd b0542923e2 Add L1-L2 BW metric to configs and dashboard #37 
Signed-off-by: colramos-amd <colramos@amd.com>
 2022-12-06 13:44:00 -06:00
Cole Ramos ebc42ea633 Merge pull request #48 from AMDResearch/36-update-l1-bw-calculations 
Update L1D BW calculations

[ROCm/rocprofiler-compute commit: 80b03bc8a5]
 2022-12-06 11:36:24 -06:00
Cole Ramos 80b03bc8a5 Merge pull request #48 from AMDResearch/36-update-l1-bw-calculations 
Update L1D BW calculations
 2022-12-06 11:36:24 -06:00
colramos425 51b5f5101d Merge branch 'dev' of github.com:AMDResearch/omniperf into python-logging 
[ROCm/rocprofiler-compute commit: 5cd0503a11]
 2022-12-06 10:38:10 -06:00
colramos425 5cd0503a11 Merge branch 'dev' of github.com:AMDResearch/omniperf into python-logging 2022-12-06 10:38:10 -06:00
colramos425 c1a73defd2 Add VL1D BW to the L1D Cache Accesses table 
Signed-off-by: colramos425 <colramos@amd.com>


[ROCm/rocprofiler-compute commit: 0b01dc7ec7]
 2022-12-06 10:32:23 -06:00
colramos425 0b01dc7ec7 Add VL1D BW to the L1D Cache Accesses table 
Signed-off-by: colramos425 <colramos@amd.com>
 2022-12-06 10:32:23 -06:00
Todd tiantuo Li 2285c7b66c SWDEV-372070 - Add Phoenix to OCLPerfCounters in ocltst 
Change-Id: I08683856c1e99f3c0b96373aa1fc9720f4b97e65


[ROCm/clr commit: 3ffa3a828e]
 2022-12-06 04:34:34 -08:00
Todd tiantuo Li 3ffa3a828e SWDEV-372070 - Add Phoenix to OCLPerfCounters in ocltst 
Change-Id: I08683856c1e99f3c0b96373aa1fc9720f4b97e65
 2022-12-06 04:34:34 -08:00
Chauncey Hui 1e49759297 SWDEV-2 - Change OpenCL version number from 3538 to 3539 
[ROCm/clr commit: a4576e0a60]
 2022-12-06 03:00:08 -05:00
Chauncey Hui a4576e0a60 SWDEV-2 - Change OpenCL version number from 3538 to 3539 2022-12-06 03:00:08 -05:00
Ioannis Assiouras 57b1f696ec SWDEV-369548 - Added getProcessId function in Os:: and change log functions to use that. 
Change-Id: Ib64ee4d65a5212af7a4a95f80173b7ff8382340f


[ROCm/clr commit: 7631ba8b4d]
 2022-12-05 23:59:25 -05:00
Ioannis Assiouras 7631ba8b4d SWDEV-369548 - Added getProcessId function in Os:: and change log functions to use that. 
Change-Id: Ib64ee4d65a5212af7a4a95f80173b7ff8382340f
 2022-12-05 23:59:25 -05:00
Rahul Garg 68cd2cc79f SWDEV-355313 - Update latest code 
Change-Id: I9c03cde09b42c8e3726153c2a177359efc8d6d29


[ROCm/hip-tests commit: ee16668c87]
 2022-12-06 04:50:56 +00:00
Rahul Garg ee16668c87 SWDEV-355313 - Update latest code 
Change-Id: I9c03cde09b42c8e3726153c2a177359efc8d6d29
 2022-12-06 04:50:56 +00:00
Laurent Morichetti 20cc405de7 SWDEV-361912 - Fix kernel demangling 
Older GNU C++ runtimes cannot demangle symbol names generated by recent
versions of LLVM. To work around this issue, use the LLVM demangler to
process kernel names.

Change-Id: I595f900d06360bb5acce542955cf1f5aed81f00e


[ROCm/roctracer commit: 91b449d0d5]
 2022-12-05 20:36:04 -08:00
Laurent Morichetti 91b449d0d5 SWDEV-361912 - Fix kernel demangling 
Older GNU C++ runtimes cannot demangle symbol names generated by recent
versions of LLVM. To work around this issue, use the LLVM demangler to
process kernel names.

Change-Id: I595f900d06360bb5acce542955cf1f5aed81f00e
 2022-12-05 20:36:04 -08:00
Jenkins 35b5b5cb30 SWDEV-299127 - Merge 'develop' into 'amd-staging' 
Change-Id: Id62d80246bf513c1cd64ba85c60cfde6a816091d


[ROCm/hip commit: 118d79ad14]
 2022-12-05 19:10:28 -05:00
Jenkins 118d79ad14 SWDEV-299127 - Merge 'develop' into 'amd-staging' 
Change-Id: Id62d80246bf513c1cd64ba85c60cfde6a816091d
 2022-12-05 19:10:28 -05:00
Tao Sang 0efc782e69 SWDEV-347733 - Remove luxmark workaround for gfx11 
Make gfx11 always use LC by default.
Fix switch order of Navi3x.
Change-Id: I5774563edf4d1aed29a4e92723630adbfb75c48c


[ROCm/clr commit: 8c582a02ef]
 2022-12-05 18:38:08 -05:00
Tao Sang 8c582a02ef SWDEV-347733 - Remove luxmark workaround for gfx11 
Make gfx11 always use LC by default.
Fix switch order of Navi3x.
Change-Id: I5774563edf4d1aed29a4e92723630adbfb75c48c
 2022-12-05 18:38:08 -05:00
Bill(Shuzhou) Liu 73d8b35610 gcc error when const is used 
Change to #define to be compatible with gcc.

Change-Id: Id2a2b3dbeaaf7aea9b0e2075320c30f8bad50fc7
 2022-12-05 16:27:59 -06:00
Bill(Shuzhou) Liu 001461e975 gcc error when const is used 
Change to #define to be compatible with gcc.

Change-Id: Id2a2b3dbeaaf7aea9b0e2075320c30f8bad50fc7


[ROCm/rdc commit: 73d8b35610]
 2022-12-05 16:27:59 -06:00
Ioannis Assiouras 1ac4a6e0c3 SWDEV-369572 - Check for valid stream before capture 
Change-Id: I712ce136327ad459a048d84d1caeec506ed1cc39


[ROCm/clr commit: 6847427dd4]
 2022-12-05 22:09:07 +00:00
Ioannis Assiouras 6847427dd4 SWDEV-369572 - Check for valid stream before capture 
Change-Id: I712ce136327ad459a048d84d1caeec506ed1cc39
 2022-12-05 22:09:07 +00:00
Sourabh Betigeri 7aa958a8f7 SWDEV-305894 - Cooperative groups grid and multi grid sync support for gfx940+ 
Change-Id: I35d72f1cb50c3a96eee56a612b72d641852b145f


[ROCm/clr commit: 5d7f3f9f3c]
 2022-12-05 16:30:30 -05:00
Sourabh Betigeri 5d7f3f9f3c SWDEV-305894 - Cooperative groups grid and multi grid sync support for gfx940+ 
Change-Id: I35d72f1cb50c3a96eee56a612b72d641852b145f
 2022-12-05 16:30:30 -05:00
raghavmedicherla 5727a10a1b [hsa-runtime] Modify elfsection checks in amd_elf_image class 
Modified If condition checks in GElfImage::pullElf() of amd_elf_image.cpp to
 check using section types instead of a string check.

Change-Id: I1ab92f0a9118fb2382652a1cc900a3150cbee2da
 2022-12-05 14:42:02 -05:00
raghavmedicherla 2b666f57fa [hsa-runtime] Modify elfsection checks in amd_elf_image class 
Modified If condition checks in GElfImage::pullElf() of amd_elf_image.cpp to
 check using section types instead of a string check.

Change-Id: I1ab92f0a9118fb2382652a1cc900a3150cbee2da


[ROCm/ROCR-Runtime commit: 5727a10a1b]
 2022-12-05 14:42:02 -05:00
Maneesh Gupta f0a49da54d Update hipDeviceReset.cc 
- Don't destroy the stream after reset since behavior is not consistent.

[ROCm/hip commit: 0a478fb801]
 2022-12-05 08:56:05 +05:30
Maneesh Gupta 0a478fb801 Update hipDeviceReset.cc 
- Don't destroy the stream after reset since behavior is not consistent.
 2022-12-05 08:56:05 +05:30
Maneesh Gupta b75decfdc1 Update hipDeviceReset.cc 
- Don't destroy the stream after reset since behavior is not consistent.

[ROCm/hip-tests commit: 7edaf99a1c]
 2022-12-05 08:56:05 +05:30
Maneesh Gupta 7edaf99a1c Update hipDeviceReset.cc 
- Don't destroy the stream after reset since behavior is not consistent.
 2022-12-05 08:56:05 +05:30
Chauncey Hui 40956fe9a7 SWDEV-2 - Change OpenCL version number from 3537 to 3538 
[ROCm/clr commit: 3296dd8636]
 2022-12-03 03:00:06 -05:00
Chauncey Hui 3296dd8636 SWDEV-2 - Change OpenCL version number from 3537 to 3538 2022-12-03 03:00:06 -05:00
AlexBin Xie 1983391a45 Merge "SWDEV-369978 - Add ASIC id to test SWDEV-370434 - Add ASIC id to test" into amd-staging 
[ROCm/clr commit: 0f7afda8ef]
 2022-12-02 13:11:24 -05:00
AlexBin Xie 0f7afda8ef Merge "SWDEV-369978 - Add ASIC id to test SWDEV-370434 - Add ASIC id to test" into amd-staging 2022-12-02 13:11:24 -05:00
colramos425 53807b5e88 Comply to Python formatting 
Signed-off-by: colramos425 <colramos@amd.com>


[ROCm/rocprofiler-compute commit: a2149871ff]
 2022-12-02 12:02:00 -06:00
colramos425 a2149871ff Comply to Python formatting 
Signed-off-by: colramos425 <colramos@amd.com>
 2022-12-02 12:02:00 -06:00
colramos425 c58dfc3ccc Merge branch '30-multi-normalization' into dev 
Signed-off-by: colramos425 <colramos@amd.com>


[ROCm/rocprofiler-compute commit: f9f8b749c8]
 2022-12-02 11:56:56 -06:00
colramos425 f9f8b749c8 Merge branch '30-multi-normalization' into dev 
Signed-off-by: colramos425 <colramos@amd.com>
 2022-12-02 11:56:56 -06:00
Saleel Kudchadker f14b550e87 SWDEV-371123 - Refactor dispatchBarrierValuePacket 
Change-Id: I846bd3f60dd8db125e2ca5475e9d25fdd567922b


[ROCm/clr commit: 10ecf8f159]
 2022-12-02 12:22:31 -05:00
Saleel Kudchadker 10ecf8f159 SWDEV-371123 - Refactor dispatchBarrierValuePacket 
Change-Id: I846bd3f60dd8db125e2ca5475e9d25fdd567922b
 2022-12-02 12:22:31 -05:00
Ashutosh Mishra 2dbfe95116 Adding version info 
External modules are dependant on
scraping .info/version file for
their processing. This change is
putting the file back for the same.

Signed-off-by: Ashutosh Mishra <ashutosh.mishra@amd.com>
Change-Id: I0a5b7b9c1e9902de6c374d770c6ba4b29e62c2fe


[ROCm/rocm-core commit: 6abd8b4da4]
 2022-12-02 22:43:40 +05:30
Ashutosh Mishra 6abd8b4da4 Adding version info 
External modules are dependant on
scraping .info/version file for
their processing. This change is
putting the file back for the same.

Signed-off-by: Ashutosh Mishra <ashutosh.mishra@amd.com>
Change-Id: I0a5b7b9c1e9902de6c374d770c6ba4b29e62c2fe
 2022-12-02 22:43:40 +05:30
Satyanvesh Dittakavi e30e8d2a62 SWDEV-369955 - Support hipDrvGetErrorString and hipDrvGetErrorName on Nvidia headers 
Change-Id: I54cfa8faed2f45f310682625f94952aa3c2ee27f


[ROCm/hipother commit: b222f4f13d]
 2022-12-02 11:52:07 -05:00
Satyanvesh Dittakavi b222f4f13d SWDEV-369955 - Support hipDrvGetErrorString and hipDrvGetErrorName on Nvidia headers 
Change-Id: I54cfa8faed2f45f310682625f94952aa3c2ee27f
 2022-12-02 11:52:07 -05:00